Intel E5-2600, E5-4600 Platform Environmental Control Interface Peci, Input Device Hysteresis

Models: E5-2600 E5-4600 E5-1600 CM8062101038606

1 258
Download 258 pages 20.58 Kb
Page 154
Image 154

Electrical Specifications

7.1.5Platform Environmental Control Interface (PECI)

PECI is an Intel proprietary interface that provides a communication channel between Intel processors and chipset components to external system management logic and thermal monitoring devices. The processor contains a Digital Thermal Sensor (DTS) that reports a relative die temperature as an offset from Thermal Control Circuit (TCC) activation temperature. Temperature sensors located throughout the die are implemented as analog-to-digital converters calibrated at the factory. PECI provides an interface for external devices to read processor temperature, perform processor manageability functions, and manage processor interface tuning and diagnostics. Please refer to Section 2.5, “Platform Environment Control Interface (PECI)” for processor specific implementation details for PECI.

The PECI interface operates at a nominal voltage set by VTTD. The set of DC electrical specifications shown in Table 7-17is used with devices normally operating from a VTTD interface supply.

7.1.5.1Input Device Hysteresis

The PECI client and host input buffers must use a Schmitt-triggered input design for improved noise immunity. Please refer to Figure 7-1and Table 7-17.

Figure 7-1. Input Device Hysteresis

 

 

 

 

 

 

 

 

 

 

VTTD

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Maximum VP

PECI High Range

 

 

 

 

 

 

Minimum VP

 

Minimum

Valid Input

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Hysteresis

Signal Range

 

Maximum VN

 

 

 

 

 

 

 

 

Minimum VN

PECI LowRange

 

 

 

 

 

 

 

 

 

 

 

 

PECI Ground

 

 

 

 

 

 

 

 

 

 

7.1.6System Reference Clocks (BCLK{0/1}_DP, BCLK{0/ 1}_DN)

The processor core, processor uncore, Intel® QuickPath Interconnect link, PCI Express* and DDR3 memory interface frequencies) are generated from BCLK{0/1}_DP and BCLK{0/1}_DN signals. There is no direct link between core frequency and Intel QuickPath Interconnect link frequency (for example, no core frequency to Intel QuickPath Interconnect multiplier). The processor maximum core frequency, Intel QuickPath Interconnect link frequency and DDR memory frequency are set during manufacturing. It is possible to override the processor core frequency setting using software. This permits operation at lower core frequencies than the factory set maximum core frequency.

154

Intel® Xeon® Processor E5-1600/E5-2600/E5-4600 Product Families

 

Datasheet Volume One

Page 154
Image 154
Intel E5-2600, E5-4600 manual Platform Environmental Control Interface Peci, System Reference Clocks BCLK0/1DP, BCLK0/ 1DN