Intel® IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor
September 2006 DM
Order Number: 252480-006US 505
Universal Serial Bus (USB) v1.1 Device Controller—Intel® IXP42X product line and IXC1100
control plane processors

18.5.12.8 Transmit Short Packet (TSP)

Software uses the transmit short packet to indicate that the last byte of a data transfer

has been sent to the FIFO. This indicates to the UDC that a short packet or zero-sized

packet is ready to transmit.

Software must not set this bit if a packet of 8 bytes is to be transmitted. When the data

packet is successfully transmitted, the UDC clears this bit.

18.5.13 UDC Endpoint 11 Control/Status Register (UDCCS11)

The UDC Endpoint 11 Control Status Register contains six bits that are used to operate

endpoint 11, a Bulk IN endpoint.

Register Name: UDCCS10
Hex Offset Address: 0x C800B038 Reset Hex Value: 0x00000001
Register
Description: Universal Serial Bus Device Controller Endpoint 10Control and Status Register
Access: Read/Write
Bits
31 876543210
(Reserved)
TSP
(Rsvd)
FST
SST
TUR
FTF
TPC
TFS
X 00000001
Resets (Above)
Register UDCCS10
Bits Name Description
31:8 Reserved for future use.
7TSP
Transmit short packet (read/write 1 to set).
1 = Short packet ready for transmission.
6 (Reserved). Always reads 0.
5FST
Force STALL (read/write).
1 = Issue STALL handshakes to IN tokens.
4 SST Sent STALL (read/write 1 to clear).
1 = STALL handshake was sent.
3TUR
Transmit FIFO underrun (read/write 1 to clear).
1 = Transmit FIFO experienced an underrun.
2FTF
Flush Tx FIFO (always read 0/ write a 1 to set).
1 = Flush Contents of TX FIFO.
1TPC
Transmit packet complete (read/write 1 to clear).
0 = Error/status bits invalid.
1 = Transmit packet has been sent and error/status bits are valid.
0TFS
Transmit FIFO service (read-only).
0 = Transmit FIFO has no room for new data.
1 = Transmit FIFO has room for 1 complete data packet.