Panasonic MN101C77C, F77G user manual shows the data format at Uart communication

Models: F77G MN101C77C

1 544
Download 544 pages 59.61 Kb
Page 370
Image 370

Chapter 11 Serial Interface 0, 1

„Reception BUSY flag

When the start condition is reagarded, the SCnRBSY flag of the SCnMD3 register is set to "1". That is cleared to "0" by the generation of the reception complete interrupt SCnRIRQ. If, during reception, the SCnSBIS flag is set to "0", the SCnRBSY flag is reset to "0".

„Transmission BUSY flag

When any data is set to TXBUFn, the SCnTBSY flag of the SCnMD3 register is set to "1". That is cleared to "0" by the generation of the transmission complete interrupt SCnTIRQ. During continuous communi- cation the SCnTBSY flag is always set. If the transmission buffer empty flag SnTEMP is set to "0" as the transmission complete interrupt SCnTIRQ is generated, the SCnTBSY is cleared to "0". If the SCnSBOS flag is set to "0", the SCnTBSY flag is reset to "0".

„Frame Mode and Parity Check Setup

Figure 11-3-15 shows the data format at UART communication.

start

bit

1 data frame

parity stop

bit bit

character bits

Figure 11-3-15 UART Serial Interface Transmission / Reception Data Format

The transmission / reception data consists of start bit, character bit, parity bit and stop bit. Table 11-3-18 shows its kinds to be set.

Table 11-3-18 UART Serial Interface Transmission / Reception Data

Start bit

1 bit

 

 

Character bit

7, 8 bits

 

 

Parity bit

fixed to 0, fixed to 1, even, odd, none

 

 

Stop bit

1, 2 bits

 

 

XI - 44 Operation

Page 370
Image 370
Panasonic MN101C77C, F77G shows the data format at Uart communication, Uart Serial Interface Transmission / Reception Data