5-7
ATM Switch Router Software Configuration Guide
OL-7396-01
Chapter5 Configuring Redundancy
Synchronizing the Dynamic Information (Catalyst8540MSR)
Example
In the following example, both the startup and running configurat ions are synchronized:
Switch(config)# redundancy
Switch(config-r)# main-cpu
Switch(config-r-mc)# sync config both
Switch(config-r-mc)# end
Switch# copy system:running-config nvram:startup-config
Synchronizing the Dynamic Information (Catalyst 8540 MSR)
During normal operation, the dynamic state information abou t transit SVCs, transit or endpoint soft
PVCs, and point-to-multipoint soft PVCs, is synchronized by default between the primary and backup
route processors. Dynamic synchronization can be disabled if required.
Note You must also enable synchronization of the running configuration to ensure synchronization of the
dynamic information.

Configuring Dynamic Information Synchronization (Catalyst 8540 MSR)

To synchronization the dynamic information about transit SVCs, plus, transit and endpoint soft PVCs
(both point-to-point and point-to-multipoint), during a route processor switchover, perform the
following steps on the primary route processor, beginning in global configuration mode:
Step4 Switch(config-r-mc)# end
Switch#
Returns to privileged EXEC mode.
Step5 Switch# copy system:running-config
nvram:startup-config
Forces a manual synchronization of the
configuration files in NVRAM.
Note This step is unnecessary to synchronize
the running configuration file in DRAM.
1. Alternatively, you can force an immediate synchronization by entering the redundancy manual-sync command in
privileged EXEC mode.
Command Purpose
Command Purpose
Step1 Switch(config)# redundancy
Switch(config-r)#
Enters redundancy configuration mode.
Step2 Switch(config-r)# main-cpu
Switch(config-r-mc)#
Enters main CPU configuration submode.
Step3 Switch(config-r-mc)# sync config running Enables running configuration synchronization
during route processor switchover.
Step4 Switch(config-r-mc)# sync dynamic-info Enables dynamic information synchronization
during a route processor switchover.1