Bank Register, Reserved, Revision Register | Cypress CY7C67300

												CY7C67300


Bank Register [0xC002] [R/W]
Table 23. Bank Register

Bit #	15		14			13	12		11	10	9		8
Field								Address...
Read/Write	R/W				R/W	R/W	R/W		R/W	R/W	R/W		R/W
Default	0		0			0	0		0	0	0		1

Bit #	7		6			5	4		3	2	1		0
Field			...Address							Reserved
Read/Write	R/W				R/W	R/W	-		-	-	-		-
Default	0		0			0	X		X	X	X		X

Register Description

The Bank register maps registers R0–R15 into RAM. The eleven MSBs of this register are used as a base address for registers R0–R15. A register address is automatically generated by:

1.Shifting the four LSBs of the register address left by 1.

2.ORing the four shifted bits of the register address with the twelve MSBs of the Bank register.

3.Forcing the LSB to zero.

For example, if the Bank register is left at its default value of 0x0100, and R2 is read, then the physical address 0x0102 is read. Refer to Table 24 for details.

Table 24. Bank Register Example

Register

Hex Value

Binary Value

Bank

0x0100

0000 0001 0000 0000

R14

0x000E << 1 = 0x001C

0000 0000 0001 1100

RAM Location

0x011C

0000 0001 0001 1100

Address (Bits [15:4])

The Address field is used as a base address for all register addresses to start from.

Reserved

Write all reserved bits with ’0’.

Hardware Revision Register [0xC004] [R]

Table 25. Revision Register

Bit #

15

14

13

12

11

10

9

8

Field

Revision...

Read/Write

R

R

R

R

R

R

R

R

Default

X

X

X

X

X

X

X

X

Bit #

7

6

5

4

3

2

1

0

Field

...Revision

Read/Write

R

R

R

R

R

R

R

R

Default

X

X

X

X

X

X

X

X

Register Description

The Hardware Revision register is a read only register that indicates the silicon revision number. The first silicon revision is represented by 0x0101. This number is increased by one for each new silicon revision.

Revision (Bits [15:0])

The Revision field contains the silicon revision number.

Document #: 38-08015 Rev. *J

Page 17 of 99

[+] Feedback

Image 17

Cypress CY7C67300 manual Bank Register Example Hex Value Binary Value, Reserved, Revision Register

Contents

Typical Applications EZ-Host FeaturesCY7C67300 Block Diagram Interface Descriptions IntroductionFunctional Overview USB Interface Interface Options for External Memory Bus Pins MEM Pins OTG Interface USB Interface Pins Pin Name Pin NumberOTG Interface Pins Pin Name Pin Number External Memory Interface External Memory Interface Pins Pin Name Pin Number External Memory Interface PinsExternal Memory Interface Block Diagrams Up to 256k x 16 External Code/Data Page Mode Uart Interface General Purpose IO Interface GpioI2C Eeprom Interface Serial Peripheral Interface Programmable Pulse/PWM Interface High-Speed Serial Interface HPI Interface Pins 3 HPI Interface Pins 3 Pin Name Pin NumberHost Port Interface IDE Interface IDE Interface Pins Pin Name Pin Number IDE Throughput ModeCharge Pump Interface Pins Pin Name Pin Number Actual Crystal Pins Booster PinsCrystal Pins Pin Name Pin Number Booster Interface Boot Configuration Interface Boot Configuration InterfaceBoot Mode Operational Modes Sleep Power Savings and Reset DescriptionPower Saving Mode Description Memory Map Document # 38-08015 Rev. *JPage 15 Bank Selected 0xC018 0xC01A Processor Control Registers Registers Bank Register Example Hex Value Binary Value Bank RegisterReserved Revision Register CPU Speed Definition Processor Speed Host/Device 2B Wake Enable Bit Power Control RegisterHost/Device 2A Wake Enable Bit Host/Device 1B Wake Enable Bit Interrupt Enable Register Halt Enable Bit Sleep Enable BitOTG Interrupt Enable Bit SPI Interrupt Enable Bit Mailbox Interrupt Enable Bit HSS Interrupt Enable BitOut Mailbox Interrupt Enable Bit Uart Interrupt Enable Bit Port 2B Diagnostic Enable Bit USB Diagnostic RegisterPort 2A Diagnostic Enable Bit Port 1B Diagnostic Enable Bit External Memory Registers Upper Address Enable Bit Upper Address Enable Register 0xC038 R/WExtended Page n Map Register R/W Extended Page n Map Register Timer Registers Timeout Flag Bit Watchdog Timer RegisterLock Enable Bit WDT Enable Bit General USB Registers Timer n RegisterUSB n Control Register Port B D+ Status Bit Port B Resistors Enable Bit Mode Select BitPort a Resistors Enable Bit Enable Preamble Enable Bit Port a SOF/EOP Enable Bit ReservedUSB Host Only Registers USB Host Only Register Register Name Address Host 1/Host Host n Address Register ISO Enable Bit Sync Enable BitArm Enable Bit Sequence Select Bit Underflow Flag Bit Port Select BitStall Flag Bit NAK Flag Bit Sequence Status Bit Error Flag BitHost n PID Register W Host n PID Register PID Select PID Select DefinitionHost n Count Result Register R Host n Count Result Register Endpoint Select Bits Vbus Interrupt Enable Bit Host n Interrupt Enable RegisterID Interrupt Enable Bit Host n Device Address Register Port B Wake Interrupt Enable Bit SOF/EOP Interrupt Enable BitPort a Wake Interrupt Enable Bit Port B Connect Change Interrupt Enable Bit Port B Wake Interrupt Flag Bit SOF/EOP Interrupt Flag BitPort a Wake Interrupt Flag Bit Port B Connect Change Interrupt Flag Bit Host n SOF/EOP Counter Register Host n SOF/EOP Counter Register RHost n Frame Register R Host 1 Frame Register 0xC096 Host 2 Frame Register 0xC0B6 USB Device Only Registers IN/OUT Ignore Enable BitDevice n Endpoint n Control Register R/W Device n Endpoint n Control Register NAK Interrupt Enable Bit Stall Enable BitEnable Bit Direction Select Bit Device n Endpoint n Count Register Device n Endpoint n Count Register R/W Device n Endpoint n Status Register Device n Endpoint n Status Register R/WOUT Exception Flag Bit Exception Flag Bit Sequence Flag Bit Setup Flag BitDevice n Endpoint n Count Result Register R/W Device n Endpoint n Count Result Register Device n Interrupt Enable Register Port Select Bit Device n Interrupt Enable Register R/WDevice n Port Select Register R/W Device n Port Select Register Reset Interrupt Enable Bit SOF/EOP Timeout Interrupt Enable BitEP7 Interrupt Enable Bit EP6 Interrupt Enable Bit Device n Address Register W EP0 Interrupt Enable BitDevice n Address Register Device n Status Register R/W EP7 Interrupt Flag Bit Reset Interrupt Flag BitEP6 Interrupt Flag Bit EP5 Interrupt Flag Bit SOF/EOP Timeout Interrupt Counter Bits SOF/EOP Timeout Flag BitEP2 Interrupt Flag Bit EP1 Interrupt Flag Bit OTG Control Registers Vbus Pull-up Enable BitDevice n SOF/EOP Count Register OTG Control Register Reserved Gpio Registers SAS Enable Bit Write Protect Enable BitMode Select Definition Gpio Configuration 108 HSS Enable Bit Interrupt 0 Polarity Select Bit Reserved Interrupt 0 Enable BitGpio n Output Data Register Gpio n Input Data Register IDE Registers IDE Start Address Register Mode Select DefinitionIDE Start Address Register 0xC04A R/W IDE Enable Bit IDE Interrupt Enable BitIDE Stop Address Register IDE Control Register HSS Registers Register Name Address HSS RegistersIDE PIO Port Registers 0xC050 0xC06F R/W CTS Enable Bit Xoff Enable BitReceive Interrupt Enable Bit HSS Control Register Transmit Ready Bit Packet Mode Select BitReceive Overflow Flag Bit HSS Baud Rate Register HSS Transmit Gap Register HSS Transmit Gap Register 0xC074 R/WTransmit Gap Select Bits HSS Data Register 0xC076 R/W HSS Receive Counter Register HSS Receive Counter Register 0xC07A R/W HSS Transmit Address Register HSS Transmit Address Register 0xC07C R/WHSS Transmit Counter Register 0xC07E R/W HSS Transmit Counter Register HPI Registers Vbus to HPI Enable BitHPI Breakpoint Register HPI Registers Register Name Address Interrupt Routing Register SOF/EOP2 to HPI Enable Bit ID to HPI Enable BitSOF/EOP2 to CPU Enable Bit SOF/EOP1 to HPI Enable Bit SIE1msg Register SIE2msg Register SIEXmsg Register WSIEXmsg Register HPI Mailbox Register 0xC0C6 R/W HPI Status Port Reset2 Flag BitVbus Flag Bit ID Flag Bit SPI Registers Reset1 Flag BitDone1 Flag Bit Mailbox Out Flag Bit Phase Select Bit 3Wire Enable BitMaster Active Enable Bit Master Enable Bit Read Enable Bit Byte Mode BitSPI Control Register SCK Strobe Bit Transmit Interrupt Enable Bit SPI Interrupt Enable RegisterTransfer Interrupt Enable Bit Fifo Error Flag Bit Transmit Interrupt Flag Bit Receive Interrupt Flag BitSPI Interrupt Clear Register Transfer Interrupt Flag Bit CRC Enable Bit CRC Mode Definition CRCMode CRC Polynomial 1514CRC Clear Bit SPI CRC Value Register Receive CRC Bit SPI Data Register SPI Data Register 0xC0D6 R/WSPI Transmit Address Register 0xC0D8 R/W SPI Transmit Address Register SPI Receive Count Register SPI Transmit Count RegisterSPI Receive Address Register Uart Registers Uart Status Register Uart Status Register 0xC0E2 RReceive buffer full Receive buffer empty Uart Data Register 0xC0E4 R/W PWM Registers PWM Enable BitPWM Registers Register Name Address PWM Control Register PWM 2 Enable Bit PWM 3 Enable BitPWM 1 Enable Bit PWM 0 Enable Bit PWM n Start Register PWM n Start Register R/WPWM n Stop Register R/W PWM n Stop Register PWM Cycle Count Register PWM Cycle Count Register 0xC0FA R/W Pin Descriptions Name Type Pin DiagramPin Descriptions Mosi SPI Mosi D11/MOSISCK SPI SCK D8/MISO GPIO28/TX GPIO29/OTGIDGPIO27/RX GPIO26/CTS/PWM3 Tie to Gnd for normal operation Booster Power input 2.7V to Absolute Maximum Ratings DC CharacteristicsOperating Conditions Crystal Requirements XTALIN, Xtalout GND USB Transceiver Clock Timing AC Timing CharacteristicsReset Timing LOW Sram Read Cycle15Sram Read Cycle Parameters Description Min Typical Max Unit Sram Write Cycle Parameters Sram Write CycleParameter Description Min Typical Max Unit High SDA OUT I2C Eeprom Timing-Serial IOSCL HPI Host Port Interface Write Cycle Timing HPI Host Port Interface Read Cycle Timing Chip Select Hold Data Access Time, from HPInRD fallingRead Pulse Width Read Cycle Time HSS Block Mode Transmit HSS Byte Mode TransmitHSS Byte and Block Mode Receive IDE Timing Register Summary Register SummaryHardware CTS/RTS Handshake HSS SOF/EOP CRC SOF/EOP2 Ordering Information Package DiagramsOrdering Information Ordering Code Package Type Pb-Free Orig. Submis Description of Change Sion Date Document History USB Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions