Sequence Status Bit, Error Flag Bit | Cypress CY7C67300 specification

CY7C67300

Sequence Status (Bit 3)

The Sequence Status bit indicates the state of the last received data toggle from the device. Firmware is responsible for monitoring and handling the sequence status. The Sequence bit is only valid if the ACK bit is set to ‘1’. The Sequence bit is set to ‘0’ when an error is detected in the transaction and the Error bit is set.

1:DATA1

0:DATA0

Timeout Flag (Bit 2)

The Timeout Flag bit indicates if a timeout condition occurred for the last transaction. A timeout condition can occur when a device either takes too long to respond to a USB host request or takes too long to respond with a handshake.

1:Timeout occurred

0:Timeout did not occur

Error Flag (Bit 1)

The Error Flag bit indicates a transaction failed for any reason other than the following: timeout, receiving a NAK, or receiving

Host n PID Register [W]

■Host 1 PID Register 0xC086

■Host 2 PID Register 0xC0A6

Table 53. Host n PID Register

a STALL. Overflow and Underflow are not considered errors and do not affect this bit. CRC5 and CRC16 errors result in an Error flag along with receiving incorrect packet types.

1:Error detected

0:No error detected

ACK Flag (Bit 0)

The ACK Flag bit indicates two different conditions depending on the transfer type. For non-isochronous transfers, this bit repre- sents a transaction ending by receiving or sending an ACK packet. For isochronous transfers, this bit represents a successful transaction that is not represented by an ACK packet.

1:For non-isochronous transfers, the transaction was ACKed. For isochronous transfers, the transaction was completed successfully

0:For non-isochronous transfers, the transaction was not ACKed. For isochronous transfers, the transaction did not complete successfully

Bit #	15	14	13	12		11	10	9	8
Field					Reserved
Read/Write	-	-	-	-		-	-	-	-
Default	0	0	0	0		0	0	0	0

Bit #	7	6		5	4	3	2	1	0
Field		PID Select					Endpoint Select
Read/Write	W	W		W	W	W	W	W	W
Default	0	0		0	0	0	0	0	0

Document #: 38-08015 Rev. *J

Page 32 of 99

[+] Feedback

Image 32

Cypress CY7C67300 manual Sequence Status Bit, Error Flag Bit, Host n PID Register W, ACK Flag Bit

Contents

Typical Applications EZ-Host FeaturesCY7C67300 Block Diagram Interface Descriptions IntroductionFunctional Overview Interface Options for External Memory Bus Pins MEM Pins USB Interface OTG Interface USB Interface Pins Pin Name Pin NumberOTG Interface Pins Pin Name Pin Number External Memory Interface External Memory Interface Pins External Memory Interface Pins Pin Name Pin NumberExternal Memory Interface Block Diagrams Up to 256k x 16 External Code/Data Page Mode General Purpose IO Interface Gpio Uart InterfaceI2C Eeprom Interface Serial Peripheral Interface High-Speed Serial Interface Programmable Pulse/PWM Interface HPI Interface Pins 3 Pin Name Pin Number HPI Interface Pins 3Host Port Interface IDE Interface IDE Throughput Mode IDE Interface Pins Pin Name Pin NumberCharge Pump Interface Pins Pin Name Pin Number Actual Booster Pins Crystal PinsCrystal Pins Pin Name Pin Number Booster Interface Boot Configuration Interface Boot Configuration InterfaceBoot Mode Operational Modes Sleep Power Savings and Reset DescriptionPower Saving Mode Description Memory Map Bank Selected 0xC018 0xC01A Document # 38-08015 Rev. *JPage 15 Registers Processor Control Registers Bank Register Bank Register Example Hex Value Binary ValueReserved Revision Register CPU Speed Definition Processor Speed Power Control Register Host/Device 2B Wake Enable BitHost/Device 2A Wake Enable Bit Host/Device 1B Wake Enable Bit Sleep Enable Bit Interrupt Enable Register Halt Enable BitOTG Interrupt Enable Bit SPI Interrupt Enable Bit HSS Interrupt Enable Bit Mailbox Interrupt Enable BitOut Mailbox Interrupt Enable Bit Uart Interrupt Enable Bit USB Diagnostic Register Port 2B Diagnostic Enable BitPort 2A Diagnostic Enable Bit Port 1B Diagnostic Enable Bit External Memory Registers Upper Address Enable Register 0xC038 R/W Upper Address Enable BitExtended Page n Map Register R/W Extended Page n Map Register Timer Registers Watchdog Timer Register Timeout Flag BitLock Enable Bit WDT Enable Bit Timer n Register General USB RegistersUSB n Control Register Port B D+ Status Bit Mode Select Bit Port B Resistors Enable BitPort a Resistors Enable Bit Enable Port a SOF/EOP Enable Bit Reserved Preamble Enable BitUSB Host Only Registers USB Host Only Register Register Name Address Host 1/Host Sync Enable Bit Host n Address Register ISO Enable BitArm Enable Bit Sequence Select Bit Port Select Bit Underflow Flag BitStall Flag Bit NAK Flag Bit Error Flag Bit Sequence Status BitHost n PID Register W Host n PID Register PID Select Definition PID SelectHost n Count Result Register R Host n Count Result Register Endpoint Select Bits Host n Interrupt Enable Register Vbus Interrupt Enable BitID Interrupt Enable Bit Host n Device Address Register SOF/EOP Interrupt Enable Bit Port B Wake Interrupt Enable BitPort a Wake Interrupt Enable Bit Port B Connect Change Interrupt Enable Bit SOF/EOP Interrupt Flag Bit Port B Wake Interrupt Flag BitPort a Wake Interrupt Flag Bit Port B Connect Change Interrupt Flag Bit Host n SOF/EOP Counter Register R Host n SOF/EOP Counter RegisterHost n Frame Register R Host 1 Frame Register 0xC096 Host 2 Frame Register 0xC0B6 IN/OUT Ignore Enable Bit USB Device Only RegistersDevice n Endpoint n Control Register R/W Device n Endpoint n Control Register Stall Enable Bit NAK Interrupt Enable BitEnable Bit Direction Select Bit Device n Endpoint n Count Register R/W Device n Endpoint n Count Register Device n Endpoint n Status Register R/W Device n Endpoint n Status RegisterOUT Exception Flag Bit Exception Flag Bit Setup Flag Bit Sequence Flag BitDevice n Endpoint n Count Result Register R/W Device n Endpoint n Count Result Register Device n Interrupt Enable Register R/W Device n Interrupt Enable Register Port Select BitDevice n Port Select Register R/W Device n Port Select Register SOF/EOP Timeout Interrupt Enable Bit Reset Interrupt Enable BitEP7 Interrupt Enable Bit EP6 Interrupt Enable Bit EP0 Interrupt Enable Bit Device n Address Register WDevice n Address Register Device n Status Register R/W Reset Interrupt Flag Bit EP7 Interrupt Flag BitEP6 Interrupt Flag Bit EP5 Interrupt Flag Bit SOF/EOP Timeout Flag Bit SOF/EOP Timeout Interrupt Counter BitsEP2 Interrupt Flag Bit EP1 Interrupt Flag Bit Vbus Pull-up Enable Bit OTG Control RegistersDevice n SOF/EOP Count Register OTG Control Register Reserved Gpio Registers Write Protect Enable Bit SAS Enable BitMode Select Definition Gpio Configuration 108 HSS Enable Bit Interrupt 0 Enable Bit Interrupt 0 Polarity Select Bit ReservedGpio n Output Data Register Gpio n Input Data Register IDE Registers IDE Start Address Register Mode Select DefinitionIDE Start Address Register 0xC04A R/W IDE Interrupt Enable Bit IDE Enable BitIDE Stop Address Register IDE Control Register HSS Registers Register Name Address HSS RegistersIDE PIO Port Registers 0xC050 0xC06F R/W Xoff Enable Bit CTS Enable BitReceive Interrupt Enable Bit HSS Control Register Packet Mode Select Bit Transmit Ready BitReceive Overflow Flag Bit HSS Baud Rate Register HSS Transmit Gap Register 0xC074 R/W HSS Transmit Gap RegisterTransmit Gap Select Bits HSS Data Register 0xC076 R/W HSS Receive Counter Register 0xC07A R/W HSS Receive Counter Register HSS Transmit Address Register 0xC07C R/W HSS Transmit Address RegisterHSS Transmit Counter Register 0xC07E R/W HSS Transmit Counter Register Vbus to HPI Enable Bit HPI RegistersHPI Breakpoint Register HPI Registers Register Name Address Interrupt Routing Register ID to HPI Enable Bit SOF/EOP2 to HPI Enable BitSOF/EOP2 to CPU Enable Bit SOF/EOP1 to HPI Enable Bit SIEXmsg Register W SIE1msg Register SIE2msg RegisterSIEXmsg Register HPI Mailbox Register 0xC0C6 R/W Reset2 Flag Bit HPI Status PortVbus Flag Bit ID Flag Bit Reset1 Flag Bit SPI RegistersDone1 Flag Bit Mailbox Out Flag Bit 3Wire Enable Bit Phase Select BitMaster Active Enable Bit Master Enable Bit Byte Mode Bit Read Enable BitSPI Control Register SCK Strobe Bit SPI Interrupt Enable Register Transmit Interrupt Enable BitTransfer Interrupt Enable Bit Fifo Error Flag Bit Receive Interrupt Flag Bit Transmit Interrupt Flag BitSPI Interrupt Clear Register Transfer Interrupt Flag Bit CRC Mode Definition CRCMode CRC Polynomial 1514 CRC Enable BitCRC Clear Bit SPI CRC Value Register Receive CRC Bit SPI Data Register 0xC0D6 R/W SPI Data RegisterSPI Transmit Address Register 0xC0D8 R/W SPI Transmit Address Register SPI Receive Count Register SPI Transmit Count RegisterSPI Receive Address Register Uart Registers Uart Status Register 0xC0E2 R Uart Status RegisterReceive buffer full Receive buffer empty Uart Data Register 0xC0E4 R/W PWM Enable Bit PWM RegistersPWM Registers Register Name Address PWM Control Register PWM 3 Enable Bit PWM 2 Enable BitPWM 1 Enable Bit PWM 0 Enable Bit PWM n Start Register R/W PWM n Start RegisterPWM n Stop Register R/W PWM n Stop Register PWM Cycle Count Register 0xC0FA R/W PWM Cycle Count Register Pin Descriptions Name Type Pin DiagramPin Descriptions D11/MOSI Mosi SPI MosiSCK SPI SCK D8/MISO GPIO29/OTGID GPIO28/TXGPIO27/RX GPIO26/CTS/PWM3 Booster Power input 2.7V to Tie to Gnd for normal operation DC Characteristics Absolute Maximum RatingsOperating Conditions Crystal Requirements XTALIN, Xtalout USB Transceiver GND Clock Timing AC Timing CharacteristicsReset Timing LOW Sram Read Cycle15Sram Read Cycle Parameters Description Min Typical Max Unit Sram Write Cycle Sram Write Cycle ParametersParameter Description Min Typical Max Unit High SDA OUT I2C Eeprom Timing-Serial IOSCL HPI Host Port Interface Write Cycle Timing Chip Select Hold Data Access Time, from HPInRD falling HPI Host Port Interface Read Cycle TimingRead Pulse Width Read Cycle Time HSS Byte Mode Transmit HSS Block Mode TransmitHSS Byte and Block Mode Receive IDE Timing Register Summary Register SummaryHardware CTS/RTS Handshake HSS SOF/EOP CRC SOF/EOP2 Package Diagrams Ordering InformationOrdering Information Ordering Code Package Type Pb-Free Document History Orig. Submis Description of Change Sion Date USB Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions