HSS Transmit Gap Register 0xC074 R/W | Cypress CY7C67300 specs

												CY7C67300


HSS Transmit Gap Register [0xC074] [R/W]
Table 92. HSS Transmit Gap Register

Bit #	15		14			13	12		11	10	9		8
Field								Reserved
Read/Write	-		-			-	-		-	-	-		-
Default	0		0			0	0		0	0	0		0

Bit #	7		6			5	4		3	2	1		0
Field							Transmit Gap Select
Read/Write	R/W			R/W		R/W	R/W		R/W	R/W	R/W		R/W
Default	0		0			0	0		1	0	0		1
Register Description								Reserved
The HSS Transmit Gap register is only valid in block transmit								Write all reserved bits with ’0’.
mode. It allows for a programmable number of stop bits to be
inserted, thus overwriting the One Stop Bit in the HSS Control
register. The default reset value of this register is 0x0009, equiv-
alent to two stop bits.

Transmit Gap Select (Bits [7:0])

The Transmit Gap Select field sets the inactive time between transmitted bytes. The inactive time = (Transmit Gap Select –7)

*bit time. Therefore a Transmit Gap Select Value of 8 is equal to having one Stop bit.

HSS Data Register [0xC076] [R/W]

Table 93. HSS Data Register

Bit #	15	14	13	12		11	10	9	8
Field					Reserved
Read/Write	-	-	-	-		-	-	-	-
Default	X	X	X	X		X	X	X	X

Bit #	7	6	5	4		3	2	1	0
Field					Data
Read/Write	R/W	R/W	R/W	R/W		R/W	R/W	R/W	R/W
Default	X	X	X	X		X	X	X	X

Register Description

The HSS Data register contains data received on the HSS port (not for block receive mode) when read. This receive data is valid when the Receive Ready bit of the HSS Control register is set to ‘1’. Writing to this register initiates a single byte transfer of data. The Transmit Ready Flag in the HSS Control register must read ‘1’ before writing to this register (this avoids disrupting the previous/current transmission).

Data (Bits [7:0])

The Data field contains the data received or to be transmitted on the HSS port.

Reserved

Write all reserved bits with ’0’.

Document #: 38-08015 Rev. *J

Page 58 of 99

[+] Feedback

Image 58

Cypress CY7C67300 manual HSS Transmit Gap Register 0xC074 R/W, Transmit Gap Select Bits, HSS Data Register 0xC076 R/W

Contents

CY7C67300 Block Diagram EZ-Host FeaturesTypical Applications Functional Overview IntroductionInterface Descriptions Interface Options for External Memory Bus Pins MEM Pins USB Interface OTG Interface Pins Pin Name Pin Number USB Interface Pins Pin Name Pin NumberOTG Interface External Memory Interface External Memory Interface Block Diagrams External Memory Interface PinsExternal Memory Interface Pins Pin Name Pin Number Up to 256k x 16 External Code/Data Page Mode I2C Eeprom Interface General Purpose IO Interface GpioUart Interface Serial Peripheral Interface High-Speed Serial Interface Programmable Pulse/PWM Interface Host Port Interface HPI Interface Pins 3 Pin Name Pin NumberHPI Interface Pins 3 IDE Interface Charge Pump Interface Pins Pin Name Pin Number IDE Throughput ModeIDE Interface Pins Pin Name Pin Number Actual Crystal Pins Pin Name Pin Number Booster PinsCrystal Pins Booster Interface Boot Mode Boot Configuration InterfaceBoot Configuration Interface Operational Modes Power Saving Mode Description Power Savings and Reset DescriptionSleep Memory Map Bank Selected 0xC018 0xC01A Document # 38-08015 Rev. *JPage 15 Registers Processor Control Registers Reserved Bank RegisterBank Register Example Hex Value Binary Value Revision Register CPU Speed Definition Processor Speed Host/Device 2A Wake Enable Bit Power Control RegisterHost/Device 2B Wake Enable Bit Host/Device 1B Wake Enable Bit OTG Interrupt Enable Bit Sleep Enable BitInterrupt Enable Register Halt Enable Bit SPI Interrupt Enable Bit Out Mailbox Interrupt Enable Bit HSS Interrupt Enable BitMailbox Interrupt Enable Bit Uart Interrupt Enable Bit Port 2A Diagnostic Enable Bit USB Diagnostic RegisterPort 2B Diagnostic Enable Bit Port 1B Diagnostic Enable Bit External Memory Registers Extended Page n Map Register R/W Upper Address Enable Register 0xC038 R/WUpper Address Enable Bit Extended Page n Map Register Timer Registers Lock Enable Bit Watchdog Timer RegisterTimeout Flag Bit WDT Enable Bit USB n Control Register Timer n RegisterGeneral USB Registers Port B D+ Status Bit Port a Resistors Enable Bit Mode Select BitPort B Resistors Enable Bit Enable USB Host Only Registers Port a SOF/EOP Enable Bit ReservedPreamble Enable Bit USB Host Only Register Register Name Address Host 1/Host Arm Enable Bit Sync Enable BitHost n Address Register ISO Enable Bit Sequence Select Bit Stall Flag Bit Port Select BitUnderflow Flag Bit NAK Flag Bit Host n PID Register W Error Flag BitSequence Status Bit Host n PID Register Host n Count Result Register R PID Select DefinitionPID Select Host n Count Result Register Endpoint Select Bits ID Interrupt Enable Bit Host n Interrupt Enable RegisterVbus Interrupt Enable Bit Host n Device Address Register Port a Wake Interrupt Enable Bit SOF/EOP Interrupt Enable BitPort B Wake Interrupt Enable Bit Port B Connect Change Interrupt Enable Bit Port a Wake Interrupt Flag Bit SOF/EOP Interrupt Flag BitPort B Wake Interrupt Flag Bit Port B Connect Change Interrupt Flag Bit Host n Frame Register R Host n SOF/EOP Counter Register RHost n SOF/EOP Counter Register Host 1 Frame Register 0xC096 Host 2 Frame Register 0xC0B6 Device n Endpoint n Control Register R/W IN/OUT Ignore Enable BitUSB Device Only Registers Device n Endpoint n Control Register Enable Bit Stall Enable BitNAK Interrupt Enable Bit Direction Select Bit Device n Endpoint n Count Register R/W Device n Endpoint n Count Register OUT Exception Flag Bit Device n Endpoint n Status Register R/WDevice n Endpoint n Status Register Exception Flag Bit Device n Endpoint n Count Result Register R/W Setup Flag BitSequence Flag Bit Device n Endpoint n Count Result Register Device n Port Select Register R/W Device n Interrupt Enable Register R/WDevice n Interrupt Enable Register Port Select Bit Device n Port Select Register EP7 Interrupt Enable Bit SOF/EOP Timeout Interrupt Enable BitReset Interrupt Enable Bit EP6 Interrupt Enable Bit Device n Address Register EP0 Interrupt Enable BitDevice n Address Register W Device n Status Register R/W EP6 Interrupt Flag Bit Reset Interrupt Flag BitEP7 Interrupt Flag Bit EP5 Interrupt Flag Bit EP2 Interrupt Flag Bit SOF/EOP Timeout Flag BitSOF/EOP Timeout Interrupt Counter Bits EP1 Interrupt Flag Bit Device n SOF/EOP Count Register Vbus Pull-up Enable BitOTG Control Registers OTG Control Register Reserved Gpio Registers Mode Select Definition Gpio Configuration 108 Write Protect Enable BitSAS Enable Bit HSS Enable Bit Gpio n Output Data Register Interrupt 0 Enable BitInterrupt 0 Polarity Select Bit Reserved Gpio n Input Data Register IDE Registers IDE Start Address Register 0xC04A R/W Mode Select DefinitionIDE Start Address Register IDE Stop Address Register IDE Interrupt Enable BitIDE Enable Bit IDE Control Register IDE PIO Port Registers 0xC050 0xC06F R/W HSS RegistersHSS Registers Register Name Address Receive Interrupt Enable Bit Xoff Enable BitCTS Enable Bit HSS Control Register Receive Overflow Flag Bit Packet Mode Select BitTransmit Ready Bit HSS Baud Rate Register Transmit Gap Select Bits HSS Transmit Gap Register 0xC074 R/WHSS Transmit Gap Register HSS Data Register 0xC076 R/W HSS Receive Counter Register 0xC07A R/W HSS Receive Counter Register HSS Transmit Counter Register 0xC07E R/W HSS Transmit Address Register 0xC07C R/WHSS Transmit Address Register HSS Transmit Counter Register HPI Breakpoint Register HPI Registers Register Name Address Vbus to HPI Enable BitHPI Registers Interrupt Routing Register SOF/EOP2 to CPU Enable Bit ID to HPI Enable BitSOF/EOP2 to HPI Enable Bit SOF/EOP1 to HPI Enable Bit SIEXmsg Register SIEXmsg Register WSIE1msg Register SIE2msg Register HPI Mailbox Register 0xC0C6 R/W Vbus Flag Bit Reset2 Flag BitHPI Status Port ID Flag Bit Done1 Flag Bit Reset1 Flag BitSPI Registers Mailbox Out Flag Bit Master Active Enable Bit 3Wire Enable BitPhase Select Bit Master Enable Bit SPI Control Register Byte Mode BitRead Enable Bit SCK Strobe Bit Transfer Interrupt Enable Bit SPI Interrupt Enable RegisterTransmit Interrupt Enable Bit Fifo Error Flag Bit SPI Interrupt Clear Register Receive Interrupt Flag BitTransmit Interrupt Flag Bit Transfer Interrupt Flag Bit CRC Clear Bit CRC Mode Definition CRCMode CRC Polynomial 1514CRC Enable Bit SPI CRC Value Register Receive CRC Bit SPI Transmit Address Register 0xC0D8 R/W SPI Data Register 0xC0D6 R/WSPI Data Register SPI Transmit Address Register SPI Receive Address Register SPI Transmit Count RegisterSPI Receive Count Register Uart Registers Receive buffer full Receive buffer empty Uart Status Register 0xC0E2 RUart Status Register Uart Data Register 0xC0E4 R/W PWM Registers Register Name Address PWM Enable BitPWM Registers PWM Control Register PWM 1 Enable Bit PWM 3 Enable BitPWM 2 Enable Bit PWM 0 Enable Bit PWM n Stop Register R/W PWM n Start Register R/WPWM n Start Register PWM n Stop Register PWM Cycle Count Register 0xC0FA R/W PWM Cycle Count Register Pin Descriptions Pin DiagramPin Descriptions Name Type SCK SPI SCK D11/MOSIMosi SPI Mosi D8/MISO GPIO27/RX GPIO29/OTGIDGPIO28/TX GPIO26/CTS/PWM3 Booster Power input 2.7V to Tie to Gnd for normal operation Operating Conditions DC CharacteristicsAbsolute Maximum Ratings Crystal Requirements XTALIN, Xtalout USB Transceiver GND Reset Timing AC Timing CharacteristicsClock Timing Sram Read Cycle Parameters Description Min Typical Max Unit Sram Read Cycle15LOW Parameter Description Min Typical Max Unit Sram Write CycleSram Write Cycle Parameters High SCL I2C Eeprom Timing-Serial IOSDA OUT HPI Host Port Interface Write Cycle Timing Read Pulse Width Chip Select Hold Data Access Time, from HPInRD fallingHPI Host Port Interface Read Cycle Timing Read Cycle Time HSS Byte and Block Mode Receive HSS Byte Mode TransmitHSS Block Mode Transmit IDE Timing Hardware CTS/RTS Handshake Register SummaryRegister Summary HSS SOF/EOP CRC SOF/EOP2 Ordering Information Ordering Code Package Type Package DiagramsOrdering Information Pb-Free Document History Orig. Submis Description of Change Sion Date Worldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationUSB