Uart Registers | Cypress CY7C67300 specs

CY7C67300

Register Description

The SPI Receive Count register designates the block byte length for the SPI receive DMA transfer.

Count (Bits [10:0])

The Count field sets the count for the SPI receive DMA transfer.

Reserved

Write all reserved bits with ’0’.

UART Control Register [0xC0E0] [R/W]

Table 120. UART Control Register

UART Registers

There are three registers dedicated to UART operation. Each of these registers is covered in this section and summarized in Table 119.

Table 119. UART Registers

Register Name	Address	R/W
UART Control Register	0xC0E0	R/W
UART Status Register	0xC0E2	R
UART Data Register	0xC0E4	R/W

Bit #	15	14	13	12		11	10	9	8
Field					Reserved...
Read/Write	-	-	-	-		-	-	-	-
Default	0	0	0	0		0	0	0	0

Bit #	7	6	5	4	3	2	1	0
Field		...Reserved		Scale Select		Baud Select		UART Enable
Read/Write	-	-	-	R/W	R/W	R/W	R/W	R/W
Default	0	0	0	0	0	1	1	1

Register Description

The UART Control register enables or disables the UART, allowing GPIO28 (UART_TXD) and GPIO27 (UART_RXD) to be freed up for general use. This register must also be written to set the baud rate, which is based on a 48 MHz clock.

Scale Select (Bit 4)

The Scale Select bit acts as a prescaler that divide the baud rate by eight.

1:Enable prescaler

0:Disable prescaler

Baud Select (Bits [3:1])

Refer to Table 121 for a definition of this field.

Table 121. UART Baud Select Definition

Baud Select	Baud Rate w/ DIV8 = 0	Baud Rate w/ DIV8 = 1
[3:1]
000	115.2 KBaud	14.4 KBaud

001	57.6 KBaud	7.2 KBaud

010	38.4 KBaud	4.8 KBaud

011	28.8 KBaud	3.6 KBaud

100	19.2 KBaud	2.4 KBaud

101	14.4 KBaud	1.8 KBaud

110	9.6 KBaud	1.2 KBaud

111	7.2 KBaud	0.9 KBaud

UART Enable (Bit 0)

The UART Enable bit enables or disables the UART.

1:Enable UART

0:Disable UART. This allows GPIO28 and GPIO27 to be used for general use.

Reserved

Write all reserved bits with ’0’.

Document #: 38-08015 Rev. *J

Page 73 of 99

[+] Feedback

Image 73

Cypress CY7C67300 manual Uart Registers

Contents

CY7C67300 Block Diagram EZ-Host FeaturesTypical Applications Functional Overview IntroductionInterface Descriptions USB Interface Interface Options for External Memory Bus Pins MEM Pins OTG Interface Pins Pin Name Pin Number USB Interface Pins Pin Name Pin NumberOTG Interface External Memory Interface External Memory Interface Pins Pin Name Pin Number External Memory Interface PinsExternal Memory Interface Block Diagrams Up to 256k x 16 External Code/Data Page Mode Uart Interface General Purpose IO Interface GpioI2C Eeprom Interface Serial Peripheral Interface Programmable Pulse/PWM Interface High-Speed Serial Interface HPI Interface Pins 3 HPI Interface Pins 3 Pin Name Pin NumberHost Port Interface IDE Interface IDE Interface Pins Pin Name Pin Number IDE Throughput ModeCharge Pump Interface Pins Pin Name Pin Number Actual Crystal Pins Booster PinsCrystal Pins Pin Name Pin Number Booster Interface Boot Configuration Interface Boot Configuration InterfaceBoot Mode Operational Modes Power Saving Mode Description Power Savings and Reset DescriptionSleep Memory Map Document # 38-08015 Rev. *JPage 15 Bank Selected 0xC018 0xC01A Processor Control Registers Registers Bank Register Example Hex Value Binary Value Bank RegisterReserved Revision Register CPU Speed Definition Processor Speed Host/Device 2B Wake Enable Bit Power Control RegisterHost/Device 2A Wake Enable Bit Host/Device 1B Wake Enable Bit Interrupt Enable Register Halt Enable Bit Sleep Enable BitOTG Interrupt Enable Bit SPI Interrupt Enable Bit Mailbox Interrupt Enable Bit HSS Interrupt Enable BitOut Mailbox Interrupt Enable Bit Uart Interrupt Enable Bit Port 2B Diagnostic Enable Bit USB Diagnostic RegisterPort 2A Diagnostic Enable Bit Port 1B Diagnostic Enable Bit External Memory Registers Upper Address Enable Bit Upper Address Enable Register 0xC038 R/WExtended Page n Map Register R/W Extended Page n Map Register Timer Registers Timeout Flag Bit Watchdog Timer RegisterLock Enable Bit WDT Enable Bit General USB Registers Timer n RegisterUSB n Control Register Port B D+ Status Bit Port B Resistors Enable Bit Mode Select BitPort a Resistors Enable Bit Enable Preamble Enable Bit Port a SOF/EOP Enable Bit ReservedUSB Host Only Registers USB Host Only Register Register Name Address Host 1/Host Host n Address Register ISO Enable Bit Sync Enable BitArm Enable Bit Sequence Select Bit Underflow Flag Bit Port Select BitStall Flag Bit NAK Flag Bit Sequence Status Bit Error Flag BitHost n PID Register W Host n PID Register PID Select PID Select DefinitionHost n Count Result Register R Host n Count Result Register Endpoint Select Bits Vbus Interrupt Enable Bit Host n Interrupt Enable RegisterID Interrupt Enable Bit Host n Device Address Register Port B Wake Interrupt Enable Bit SOF/EOP Interrupt Enable BitPort a Wake Interrupt Enable Bit Port B Connect Change Interrupt Enable Bit Port B Wake Interrupt Flag Bit SOF/EOP Interrupt Flag BitPort a Wake Interrupt Flag Bit Port B Connect Change Interrupt Flag Bit Host n SOF/EOP Counter Register Host n SOF/EOP Counter Register RHost n Frame Register R Host 1 Frame Register 0xC096 Host 2 Frame Register 0xC0B6 USB Device Only Registers IN/OUT Ignore Enable BitDevice n Endpoint n Control Register R/W Device n Endpoint n Control Register NAK Interrupt Enable Bit Stall Enable BitEnable Bit Direction Select Bit Device n Endpoint n Count Register Device n Endpoint n Count Register R/W Device n Endpoint n Status Register Device n Endpoint n Status Register R/WOUT Exception Flag Bit Exception Flag Bit Sequence Flag Bit Setup Flag BitDevice n Endpoint n Count Result Register R/W Device n Endpoint n Count Result Register Device n Interrupt Enable Register Port Select Bit Device n Interrupt Enable Register R/WDevice n Port Select Register R/W Device n Port Select Register Reset Interrupt Enable Bit SOF/EOP Timeout Interrupt Enable BitEP7 Interrupt Enable Bit EP6 Interrupt Enable Bit Device n Address Register W EP0 Interrupt Enable BitDevice n Address Register Device n Status Register R/W EP7 Interrupt Flag Bit Reset Interrupt Flag BitEP6 Interrupt Flag Bit EP5 Interrupt Flag Bit SOF/EOP Timeout Interrupt Counter Bits SOF/EOP Timeout Flag BitEP2 Interrupt Flag Bit EP1 Interrupt Flag Bit OTG Control Registers Vbus Pull-up Enable BitDevice n SOF/EOP Count Register OTG Control Register Reserved Gpio Registers SAS Enable Bit Write Protect Enable BitMode Select Definition Gpio Configuration 108 HSS Enable Bit Interrupt 0 Polarity Select Bit Reserved Interrupt 0 Enable BitGpio n Output Data Register Gpio n Input Data Register IDE Registers IDE Start Address Register 0xC04A R/W Mode Select DefinitionIDE Start Address Register IDE Enable Bit IDE Interrupt Enable BitIDE Stop Address Register IDE Control Register IDE PIO Port Registers 0xC050 0xC06F R/W HSS RegistersHSS Registers Register Name Address CTS Enable Bit Xoff Enable BitReceive Interrupt Enable Bit HSS Control Register Transmit Ready Bit Packet Mode Select BitReceive Overflow Flag Bit HSS Baud Rate Register HSS Transmit Gap Register HSS Transmit Gap Register 0xC074 R/WTransmit Gap Select Bits HSS Data Register 0xC076 R/W HSS Receive Counter Register HSS Receive Counter Register 0xC07A R/W HSS Transmit Address Register HSS Transmit Address Register 0xC07C R/WHSS Transmit Counter Register 0xC07E R/W HSS Transmit Counter Register HPI Registers Vbus to HPI Enable BitHPI Breakpoint Register HPI Registers Register Name Address Interrupt Routing Register SOF/EOP2 to HPI Enable Bit ID to HPI Enable BitSOF/EOP2 to CPU Enable Bit SOF/EOP1 to HPI Enable Bit SIE1msg Register SIE2msg Register SIEXmsg Register WSIEXmsg Register HPI Mailbox Register 0xC0C6 R/W HPI Status Port Reset2 Flag BitVbus Flag Bit ID Flag Bit SPI Registers Reset1 Flag BitDone1 Flag Bit Mailbox Out Flag Bit Phase Select Bit 3Wire Enable BitMaster Active Enable Bit Master Enable Bit Read Enable Bit Byte Mode BitSPI Control Register SCK Strobe Bit Transmit Interrupt Enable Bit SPI Interrupt Enable RegisterTransfer Interrupt Enable Bit Fifo Error Flag Bit Transmit Interrupt Flag Bit Receive Interrupt Flag BitSPI Interrupt Clear Register Transfer Interrupt Flag Bit CRC Enable Bit CRC Mode Definition CRCMode CRC Polynomial 1514CRC Clear Bit SPI CRC Value Register Receive CRC Bit SPI Data Register SPI Data Register 0xC0D6 R/WSPI Transmit Address Register 0xC0D8 R/W SPI Transmit Address Register SPI Receive Address Register SPI Transmit Count RegisterSPI Receive Count Register Uart Registers Uart Status Register Uart Status Register 0xC0E2 RReceive buffer full Receive buffer empty Uart Data Register 0xC0E4 R/W PWM Registers PWM Enable BitPWM Registers Register Name Address PWM Control Register PWM 2 Enable Bit PWM 3 Enable BitPWM 1 Enable Bit PWM 0 Enable Bit PWM n Start Register PWM n Start Register R/WPWM n Stop Register R/W PWM n Stop Register PWM Cycle Count Register PWM Cycle Count Register 0xC0FA R/W Pin Descriptions Pin DiagramPin Descriptions Name Type Mosi SPI Mosi D11/MOSISCK SPI SCK D8/MISO GPIO28/TX GPIO29/OTGIDGPIO27/RX GPIO26/CTS/PWM3 Tie to Gnd for normal operation Booster Power input 2.7V to Absolute Maximum Ratings DC CharacteristicsOperating Conditions Crystal Requirements XTALIN, Xtalout GND USB Transceiver Reset Timing AC Timing CharacteristicsClock Timing Sram Read Cycle Parameters Description Min Typical Max Unit Sram Read Cycle15LOW Sram Write Cycle Parameters Sram Write CycleParameter Description Min Typical Max Unit High SCL I2C Eeprom Timing-Serial IOSDA OUT HPI Host Port Interface Write Cycle Timing HPI Host Port Interface Read Cycle Timing Chip Select Hold Data Access Time, from HPInRD fallingRead Pulse Width Read Cycle Time HSS Block Mode Transmit HSS Byte Mode TransmitHSS Byte and Block Mode Receive IDE Timing Hardware CTS/RTS Handshake Register SummaryRegister Summary HSS SOF/EOP CRC SOF/EOP2 Ordering Information Package DiagramsOrdering Information Ordering Code Package Type Pb-Free Orig. Submis Description of Change Sion Date Document History Worldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationUSB