Appendix
16.3Memory board configuration
Basic rules for the population order of DIMM memory modules:
●DIMM memory modules with different capacities are installed from highest to lowest capacity.
●Subdivide the total number of DIMM memory modules such that the same multiple of four modules is placed on each CPUMEMR.
●If there are DIMM memory modules left after each CPUMEMR has the same multiple of four DIMM memory modules, insert four DIMM memory modules on each CPUMEMRs, starting with CPUMEMR#1, until all DIMM memory modules are installed.
●Avoid mixing of DIMM memory modules from different supplies as much as possible. Use at least DIMM memory modules of the same supplier in the upper part (slot 1F to 2H) and the lower part (slot 1A to 2D) of an individual
CPUMEMR.
IOnly use identical DIMM memory modules in the minimum configuration.
Table 5 shows the DIMM slot population order and the mapping of DIMM slots to CPUs and IOHs for 4, 6, and 8 CPUMEMRs.
CPU | DIMM | 4 CPUMEMRs | 6 CPUMEMRs | 8 CPUMEMRs | IOH | |||||||||||
No. | slot |
|
|
|
|
|
|
|
|
|
|
|
|
| No. | |
| 1B | 1A | 2B | 2A | 1B | 1A | 2B | 2A | 1B | 1A | 2B | 2A | ||||
|
| pop. | 1D | 1C | 2D | 2C | 1D | 1C | 2D | 2C | 1D | 1C | 2D | 2C |
| |
|
| order |
| |||||||||||||
|
| 1F | 1E | 2F | 2E | 1F | 1E | 2F | 2E | 1F | 1E | 2F | 2E |
| ||
|
|
|
| 1H | 1G | 2H | 2G | 1H | 1G | 2H | 2G | 1H | 1G | 2H | 2G |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
CPU#1 | 1 |
| x | x | x | #1 | ||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 2 |
| x | x | x | x | x | x |
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 3 |
| x | x | x | x | x | x | x | x | x |
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 4 |
| x | x | x | x | x | x | x | x | x | x | x | x |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
CPU#2 | 1 |
| x | x | x | #1 | ||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 2 |
| x | x | x | x | x | x |
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 3 |
| x | x | x | x | x | x | x | x | x |
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| 4 |
| x | x | x | x | x | x | x | x | x | x | x | x |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Table 5: DIMM slot population order and mapping of DIMM slots to I/O Hubs and CPUs
RX900 S1 | Maintenance Manual | 359 |
