Advanced Chipset Control Submenu
Feature | Choice | Description | Your Setting |
Address Bit Permuting | Disabled | To be enabled, there must be a |
|
| Enabled | power of 2 number of rows, all rows |
|
|
| must be the same size, and all |
|
|
| populated rows must be adjacent |
|
|
| and start at row 0. |
|
|
| way permuting is set automatically |
|
|
| based on memory configuration. |
|
Base RAM Step | 1 MB | Tests base memory once per MB, |
|
| 1 KB | once per KB, or every location. |
|
| Every location |
|
|
Extended RAM Step | 1 MB | Tests extended memory once per |
|
| 1 KB | MB, once per KB, or every location. |
|
| Every location |
|
|
L2 Cache | Enabled | When enabled, secondary cache is |
|
| Disabled | sized and enabled. For Core Clock |
|
|
|
| |
|
| equal to two, BIOS automatically |
|
|
| disables the L2 cache. |
|
ISA Expansion Aliasing | Enabled | When enabled, every I/O access |
|
| Disabled | with an address in the range |
|
|
|
| |
|
|
| |
|
| internally aliased to the range |
|
|
|
| |
|
| address range checking is |
|
|
| performed. |
|
Memory Scrubbing | Disabled | When enabled, BIOS automatically |
|
| Enabled | detects and corrects SBEs. |
|
Read Prefetch for | 16 | Configures the number of Dwords |
|
PXBOA | 32 | that are prefetched on Memory |
|
| 64 | Read Multiple commands. |
|
Read Prefetch for | 16 | Configures the number of Dwords |
|
PBXOB | 32 | that are prefetched on Memory |
|
| 64 | Read Multiple commands. |
|
|
|
|
|
Security Menu
The following table lists the settings for the Security Menu.
Note: Enabling the Administrator Password field requires a password for entering Setup. The passwords are not case sensitive.
Security Menu
Feature | Choice | Description | Your Setting |
User Password is | Clear | Status only; user cannot modify. |
|
|
| Once set, this can be disabled by |
|