Chapter 5 Analog Modules | SMART I/O User’s Manual | |||
|
|
|
|
|
|
|
|
|
|
5.4.5 Functional Description
The
5.4.5.1 Input Circuitry
The input circuitry of the
Figure 5.4.5.1: SM-ADC1 Input Shematic Diagram
Voltage
Source
+
Low Pass
-Filter
Single
Ended
AGND
MUX
8:1
Input
Amplifier
ADC
System
Interface
5
The ADC, using successive approximation and input track and hold is referenced by its own
The incoming voltage signals are multiplexed and reduced via a 1:5 divider network so that the ADC is supplied with a scalable input voltage range.
|
|
|
|
October 01, 1996 | ©1996 PEP Modular Computers GmbH | Page 5 - 91 | |
|
|