Manuals / Toshiba / Computer Equipment / Computer Hardware

Toshiba TX39 user manual Bus Error exception ∙ Causes

Models: TX39

1 246

Download 246 pages 24.89 Kb

Page 76

Architecture

6.3.4Bus Error exception

∙Causes

−This exception is raised when a bus error signal is input to the R3900 Processor Core during a memory bus cycle.

This occurs during execution of the instruction causing the bus error. The memory bus cycle ends upon notification of a bus error. When a bus error is raised during a burst refill, the following refill is not performed.

A bus error request made by asserting a bus error signal will be ignored if the R3900 Processor Core is executing a cycle other than a bus cycle. It is therefore not possible to raise a Bus Error exception in a write access using a write buffer. A general interrupt must be used instead.

∙Exception mask

The Bus Error exception is not maskable.

∙Applicable instructions

LB, LBU, LH, LHU, LW, LWL, LWR, SB, SH, SW, SWL, SWR; any fetch instruction.

∙Processing

−The common exception vector (0x8000 0080) is used.

−IBE(6) or DBE(7) is set for ExcCode in the Cause register.

−The EPC register will have an undefined value except in the following cases.

(1)A SYNC instruction follows execution of a load instruction.

(2)An instruction that follows execution of a load instruction while one-word data cache refill size is in effect, or that follows a load instruction that loads data from an uncached

area, needs to use the result of the load.

In the above case, since the load delay slot instruction will stall until the end of the read operation, the EPC will contain the load delay slot address when a bus error occurs.

Note : When the destination address of a load instruction is r0 and the following instruction uses r0, the R3900 Processor Core will not stall.

−The R3900 Processor Core stores the Status register bits KUp, IEp, KUc and IEc in KUo, IEo, KUp and IEp, respectively, and clears the KUc and IEc bits to 0.

And, the R3900 Processor Core stores Cache register bits DALp, IALp, DALc and IALc in DALo, IALo, DALp and IALp, respectively, and clears the DALc and IALc bits to 0.

−The R3900 Processor Core does not store the cache block in cache memory if the block includes a word for which a bus error occurred.

67

Image 76

Toshiba TX39 user manual Bus Error exception ∙ Causes

Contents

TX39 Family Core Architecture Page Toshiba Contents EPC Exception Program Counter register Memory location of exception vectorsAppendix a Instruction Set Details Coprocessor Unusable exceptionBus Interface Unit Bus Controller / Write Buffer 227 Bus request and bus grant 227 Cache snoop 228229 230Architecture Architecture Introduction FeaturesHigh-performance Risc techniques Low power consumption Signal notation Notation Used in This ManualMathematical notation Data notationArchitecture Architecture OverviewRegisters CPU registersCP0 registers Reserved † Exception program counterInstruction Set Overview Operation code 6 bitsSource register 5 bits Destination register 5 bitsLoad/store ComputationalJump/branch CoprocessorALU Immediate Computational InstructionsALU 3-operand, register type Multiply/Divide Jump/Branch InstructionsCoprocessor Instructions Special InstructionsSpecial Instruction CP0 instructions Instruction Description CP0 InstructionsData Formats and Addressing Big endian and little endian formatsArchitecture Byte addresses of a misaligned word Pipeline Processing Overview User mode Kernel modeMemory Management Unit MMU 1 R3900 Processor Core operating modesDirect segment mapping KusegKseg0 Kseg1Address mapping Architecture Instruction Formats Instruction Set OverviewInstruction Notation Byte specifications for load and store instructions Load and Store InstructionsBase Offset Sync Computational Instructions NOR SLLV, SRLV, Srav Instruction Format and Description MFHI, Mflo Instruction Format and Description MTHI, Mtlo Instruction Format and DescriptionArchitecture Jump instructions Jump/Branch InstructionsInstruction Format and Description Instruction in the delay slot is executed during the jump 10. Branch instructionsArchitecture Special Instructions 11. Special instructionsCOPz Instruction Format and Description Coprocessor InstructionsBCzT, BCzF Instruction Format and Description Architecture Restore From System Control Coprocessor CP0 Instructions13. System control coprocessor CP0 instructions Cache Instruction Format and DescriptionPipeline Architecture Delayed load Delay SlotDelayed branching Nonblocking Load Function Nonblocking load functionDivide Instruction DIV, Divu StreamingMemory Management Unit MMU R3900 Processor Core Operating ModesDirect Segment Mapping Internal MMU virtual address spaceKuseg 512MB Exception Processing Utlb TLBL2 Exception Processing Registers Cause registerStatus register Cache registerBits Mnemonic Field name Description Cause register register no.13Read/Write ExcCode field Mnemonic CauseStatus register register no.12 BitsField name Description ReadStatus register 1/2 Bits Mnemonic Field name Description Value on Read KUc/KUp/KUo Kernel/User mode current/previous/old IEc/IEp/IEo Interrupt Enable current/previous/oldNmI Non-maskable Interrupt IntMask Interrupt MaskCache register register no.7 Cache registerDALc/DALp/DALo Data Cache Auto-Lock current/previous/old IAL DAL Shows how the RFE instruction works BadVAddr Bad Virtual Address register register no.8 PRId Processor Revision Identifier register register no.15Config Configuration register register no.3 21-1910. Config register2/2 Exception Details Address Error exception ∙ Causes ∙ Exception mask∙ Applicable instructions ∙ ProcessingBreakpoint exception ∙ Cause ∙ ServicingBus Error exception ∙ Causes Architecture Coprocessor Unusable exception ∙ Cause Interrupts ∙ Cause Overflow exception ∙ Cause Reserved Instruction exception ∙ CauseReset exception ∙ Cause System Call exception ∙ Cause Non-maskable interrupt ∙ CauseArchitecture Return from Exception Handler Priority of ExceptionsPriority of Exceptions Exception Mnemonic Architecture Caches Instruction CacheData cache configuration Data CacheLock function Lock bit settingOperation during lock Lock bit clearing Auto-lock bitsCache Test Function Cache disablingCache flushing ExampleCache Refill Cache refillCache Snoop Architecture Debugging Functions System Control Processor CP0 RegistersPRId Processor revision ID Debug †† Debug exception control Depc ††DM Debug Mode 0 at reset DBD Debug Branch DelayDebug register register no.16 BsF Bus Error Exception Flag SSt Single at resetNIS Non-maskable Interrupt Status OES Other Exceptions StatusDebug Exceptions DSS bitTypes of debug exceptions Debug Single Step DSSBranching to a debug exception handler Ii Debug exception handler executionExecuting a Deret instruction Iii Return from a debug exception handlerException priorities Single Step exception ∙ Cause Details of Debug Exceptions∙ Exception masking ∙ Instruction causing this exception Debug Breakpoint exception ∙ CauseArchitecture Appendix a Instruction Set Details Instruction Classes Instruction Formats Instruction Notation Conventions Twos complement division Bitwise logical XOR operationExamples of Instruction Notation Table A-2. Common Load/Store Functions Function MeaningWord access 32 bits Triplebyte access 24 bitsHalfword access 16 bits Byte access 8 bitsJump and Branch Instructions ADD Addi Addiu Addu Rd, rs, rt Andi BCzF Operation Code Bit Encoding BCzFL 111 BCzT 113 BCzTL 115 BEQ Beql Bgez Bgezal Bgezall Bgezl Bgtz Bgtzl Blez Blezl Bltz Bltzal Bltzall Bltzl BNE Bnel Break Bit# Cache Name DataBit# Cache Operation Description Name CFCz COPz COPzCTCz Deret DIV Divu Jump JAL Jalr JR rs LB rt, offsetbase LBU LH rt, offsetbase LHU LUI LW rt, offsetbase LWL 152 LWR 154 Multiply/Add Maddu MFC0 MFCz MFCzMFCz Mfhi Mflo MTC0 MTCz MTCzMthi Mtlo Mult Multu NOR Or rd, rs, rt ORI RFE SB rt, offsetbase Sdbbp SH rt, offsetbase SLL Sllv SLT Slti Sltiu Sltu SRA Srav SRL Srlv SUB Subu SW rt, offsetbase SWL 189 SWR 191 Sync Syscall XOR Xori Special function OPcodeCOPz rs COPz rt CP0 FunctionNotation TMPR3901F 200 On-chip peripheral circuits R3900 Processor CoreBus interface for ease of system implementation Low power consumption, optimal for portable applications Debugging support functions on chipMaximum operating frequency PackageInternal Blocks R3900 Processor Core Clock generatorBus interface unit bus controller / write buffer Address protection unit204 R3900 Processor Core ConfigurationInstruction Iimitations Clock Generator Address mappingSync NOP Address Protection Unit Registers Break Address register BAddr0-1Break Mask register BMsk0-1 Break Control register BCnt0-1Break Status register BSts Memory protection exceptionDebug Support Unit SynchronizerRegister address map BSts 0xFF00 BAddr0 Bcnt0 BMsk0 BAddr1 Bcnt1 BMsk1INT* signal synchronization INT50NMI* signal synchronization CPCOND* signal synchronization CPCOND31Pins Enables internal PLL clock Mode quadruple frequency of crystal oscillatorHalt signal. Indicates that TMPR3901F is in halt mode Doze signal. Indicates that TMPR3901F is in doze modeOperations Clock∙ Master Clock ∙ Processor ClockSystem clock Master clock ProcessorClock Read Operation Single ReadBus error during a single read operation Burst Read Burst read 4 words 1 wait Bus error in burst read operation 4 words Write Operation Single write operation 2 waitsInterrupts 1 NMI2 INT50 InterruptBus Arbitration Bus request and bus grantBUSGNT*L Reset Half-Speed Bus Mode Single read operation in half-speed bus modePower-Down Mode Halt mode232 Standby Mode Standby mode PLL stopDoze Mode Reduced Frequency Mode