Toshiba TX39 Figure 2-4 INT* signal synchronization

TMPR3901F
212
(2) INT[5:0]*
The INT[5:0]* signal is synchronized with the processor clock in phase with SYSCLK (Figure 2-4).
Figure 2-4 INT* signal synchronization
Interrupt detection
SYSCLK
INT*(external)
INT*(internal)
(a) Full-speed bus mode
Instruction at
interrupt
handler starts
FDEM
FDE
Interrupt detection
(b) Half-speed bus mode
FDEM
FDE
SYSCLK
Processor clock
INT*(external)
Instruction at
interrupt
handler starts
INT*(internal)