TAI Interface AC Characteristics, Am79C930 145 | AMD manual

tRXDSmin = 110–CLKP X T CLKIN tRXDHmin = 10+CLKP X TCLKIN tRXDSmin = 110–CLKP X T CLKIN X 2 tRXDHmin = 10+CLKP X TCLKIN X 2

P R E L I M I N A R YAMD

3.3 V TAI INTERFACE AC CHARACTERISTICS

Parameter
Symbol	Parameter Description	Test Conditions	Min	Max	Unit

tCLKIN	CLKIN Period		50		ns

tCLIN	CLKIN Low time		22		ns
tCHIN	CLKIN High time		22		ns
tINHL	CLKIN Fall time	Note 8		3	ns

tINLH	CLKIN Rise time	Note 8		3	ns

tRXC	RXC Period	Note 5	1000		ns
tCLRX	RXC Low time	Note 5	480		ns
tCHRX	RXC High time	Note 5	480		ns
tRXHL	RXC Fall time	Note 8		20	ns

tRXLH	RXC Rise time	Note 8		20	ns

tTXC	TXC Period	Notes 1, 5, 7	1000		ns

tCLTX	TXC Low time	Notes 1, 5, 7	495		ns

tCHTX	TXC High time	Notes 1, 5, 7	495		ns

tTXHL	TXC Fall time	Notes 1, 8		5	ns

tTXLH	TXC Rise time	Notes 1, 8		5	ns

tTXCO	TXC Period	Notes 2, 7	1000		ns

tCLTXO	TXC Low time	Notes 2, 7	585		ns

tCHTXO	TXC High time	Notes 2, 7	385		ns

tTXHLO	TXC Fall time	Notes 2, 8		15	ns

tTXLHO	TXC Rise time	Notes 2, 8		15	ns

tRXDS	RXD setup time to RXC −	Note 6	110		ns

tRXDH	RXD hold time from RXC −	Note 6	10		ns

tTXDD	TXD delay from TXC ↓	Notes 1, 3	10	200	ns

tTXDS	TXD setup time to TXC −	Notes 2, 4	TCLTX-165		ns

tTXDH	TXD hold time from TXC −	Notes 2, 4	TCHTX		ns

tTXDV	TXD delay from TXC ↓	Notes 2, 3	0	150	ns

Notes:

1.Only applicable when TXC has been configured as an INPUT.

2.Only applicable when TXC has been configured as an OUTPUT.

3.MIN value not tested.

4.Parameter calculated from other parameters.

5.Clock period must correlate to data rate as specified in DR bits of TCR30. Note that data rate is a function of DR and TCLKIN and CLKGT20 bit of MIR9.

6.The values for these parameters are given for the case with CLKP = 0 (TCR2[4:0]). For nonzero values of CLKP, use the following formulas:

If CLKGT20 = 0 (MIR9[7]),

If CLKGT20 = 1 (MIR9[7]),

7.Values given are for data rate of 1Mb/s. For other data rates, tTXC is 1/DR, where DR = data rate in Hertz, tCLTX is 60% of TTXC minus TTXHL,

tCHTX is 40% of TTXC minus TTXHL,

tTXCO is 1/DR, where DR = data rate in Hertz, tCLTXO is 60% of TTXCO minus TTXHLO,

tCHTXO is 40% of TTXCO minus TTXHLO,

tTXHLO is 15 ns, regardless of DR value, tTXLHO is 15 ns, regardless of DR value.

8.Parameter not included in the production test.

Am79C930

145

Image 145

AMD manual TAI Interface AC Characteristics, Am79C930 145

Contents

Am79C930 Operating Conditions Optional ProcessingPackage Type Speed Jtag Trst TMS/T3 Reset PcmciaAdref Rxdata SIR0 MIR0 MIR1 SIR1 MIR15 SIR7 IreqSrdy INT1 TIR0 TCR0 IRQFifo TIR31 TCR31 MUX Table of Contents E L I M I N a R Y AMD RX Fifo TX FifoTAP FSM Register Descriptions TIR31 Test 126 Absolute Maximum Ratings AMD E L I M I N a R Y Pcmcia Connection Diagram Pin No Pin Name Pin Name Pin No No. Pins Pin Name Pin Function Pin Style Hfpe PTS1 Lfpe PTS1TP1, PTS1 Txpe TP1 Load Name TypeName Type Size of Pullup Size of Pulldown Ieee Sddata Reset LNK ACT CLK20 Test PwrdwnBale DRQ0 Txcmd Ieee Memr ISA Plug and Play Connection Diagram SD6 SD7SD5 SD2 SD4 SA1 SD5 Vsst ResetACT SDSEL2 ADIN1 TCK Adref PTS3/OD2 SD7-SD0 ISA Plug and Play PIN Summary Configuration Pins Pins with Internal Pull Up or Pull Down DevicesPIN Descriptions Pcmcia A14-0 Host System Interface PinsD7-0 Input/Output AEN ResetBale Iochrdy IRQ4,5,9-12 MA16-0MD7-0 Pwrdwn ClkinRxcin RXC Lfclk HfclkLlocke Rxdata Adref USER7Sdclk Sddata Avss TCKTDI VDD5 VDDU1 VSSVSSU1 VDDU2 Pin 2 USER3/SA16 Pin 1 USER2/LA19Pin 3 USER4/LA17 Pin 45 STSCHG/BALE Pin 92 USER7/IRQ11 Pin 91 USER1/IRQ12/EXTCTS/EXINT188 Pin 95 USER6/IRQ5/EXTSDF Pin 94 RXC/IRQ10/EXTA2DSTPin 96 USER5/IRQ4/EXTCHBSY Pin 100 LNK Pin 98 ACT Pin 102 Sddata Pin 101 SdclkPin 103 SDSEL3 Pin 105 SDSEL2 Pin 118 Lfpe Pin 115 TXCPin 120 Hfpe Pin 122 Rxpe Pin 129 Txpe Pin 126 TxcmdPin 131 Txmod Pin 132 Antslt Pin 143 TXDATA/LA20 Pin 142 TXCMD/LA21Pin 144 LLOCKE/SA15 Basic Functions Functional DescriptionDetailed Functions Bus Interface Unit E L I M I N a R Y AMD AMD E L I M I N a R Y Embedded Memory InterfaceMedium Allocation AMD E L I M I N a R Y Transceiver Attachment Interface Unit Management Flash Memory ManagementBus Interface Unit Interaction Transceiver Attachment Interface Unit TX Power Ramp Control Tbclk = Tsclk X Pin Timing Reference Name When RCEN=0 When RCEN=1 TX Status TX CRC GenerationStart of Frame Delimiter Detection RX Data Parallelization Bit Ordering RX Status ReportingRssi A/D Unit DC Bias Control Physical Header AccommodationBaud Determination Logic Adda Enext Ensar UXA2DST Clear Channel Assessment Logic Automatic Antenna Diversity Logic Current CCA result is reported in the Chbsy bit of TIR26Ubdcs Urssi Rssi = Rssi TXC As Input Ieee 1149.1 Test Access Port InterfaceUbdsd Urssi Stpen Boundary Scan Circuit Power Down FunctionSupported Instructions Instruction Register and Decoding Logic E L I M I N a R Y AMD Software Access Applicability to Ieee 802.11 Power Down ModesAm79C930 System Interface Resources Am79C930 Device Pcmcia Mode Common Memory Map Am79C930 Device Pcmcia Mode Resource Requirements Pcmcia Address Size Physical Memory Am79C930 Device Pcmcia Mode Common Memory Restricted SpaceSIR153 Description of Reserved Use XXX Am79C930 Device Pcmcia Mode Attribute Memory Map Pcmcia Address Attribute Memory ISA Plug and Play Mode Resources Am79C930 Device Pcmcia Mode I/O MAPPcmcia Kbytes of memory Am79C930 Device ISA Plug And Play Mode Memory MapMemory Range Memory Size ISA Address in Memory SIR153 Size of Space Physical Memory ISA Address Size Physical Memory AMD E L I M I N a R Y Physical Am79C930 Device ISA Plug And Play Mode I/O MAPISA SIR1 Resource Name Address Port Name ISA Ieee P996 I/O Address AccessWritedata Readdata Address ISA Plug and Play Plug and Play Port Register Name MAC Firmware Resources Physical Location of Memory Active Address Active Size Interrupt Channel Allocation in the 80188 CoreInterrupt Channel Interrupt Source INT0 TAI INT1 BIU Reset Pin Reset MethodsDMA Channel Allocation In The 80188 Core Loopback Operation Coreset SIR06 Register Descriptions ISA PnP ResetSres TIR05 System Interface Registers SIR space Bit Name Reset Value Description SIR0 General Configuration Register GCR SIR1 Bank Switching Select Register BSS MD70 during system interface accesses to Flash and Sram Bit Name Reset Value Description IODPA70SIR2 Local Memory Address Register 70 LMA SIR3 Local Memory Address Register 148 LMA SIR5 I/O Data Port B Iodpb MAC Interface Registers MIR SpaceMIR0 Processor Interface Register PIR MIR2 Power Down Length Count 70 Pdlc MIR1 Power Up Clock Time 30 Puct MIR4 Power Down Length Count 2216 Pdlc MIR3 Power Down Length Count 158 PdlcPermarest MIR5 Free Count 70 Fcnt Hostallow MIR8 Flash Wait StatesFLASHWAIT10 MIR9 TCR Mask Stschg Data Hostlongwait SRAMWAIT10Initdn Stschgd This register is reserved MIR10 ReservedReserved. Must be written as a 0. Reads of this bit produce Undefined data Transceiver Attachment Interface Registers TIR Space SIR110 ISA Plug Core TIRPlay TIR Register Name SIR110 Core TIR1 Network Status TIR0 Network Control TIR2 Serial Device TIR4 Interrupt Register TIR3 Fast Serial Port ControlChbsyc Antsw TIR5 Interrupt Register TIR7 Interrupt Unmask Register TIR6 Interrupt Unmask Register TIR8 Transmit Control Txcrc TIR9 Transmit StatusTxsdd Txbsy TIR11 Transmit Sequence Control TIR13 Byte Count Register MSB TIR12 Byte Count Register LSBTIR14 Byte Count Limit LSB TIR16 Receiver Control TIR15 Byte Count Limit MSBTIR17 Receive Status Register TIR18 RX Fifo Data Register RxbsyTIR19 Reserved TIR20 CRC32 Correct Byte Count LSB TIR22 CRC8 Correct Byte Count LSB TIR21 CRC32 Correct Byte Count MSBTIR23 CRC8 Correct Byte Count MSB Bit Name Reset Value Description CD70 TIR25 Configuration Data PortBy the current setting of the Configuration Index Register TIR24 TCR Index Register Srcs AddaStrtc TIR27 Serial Approximation Register TIR28 Rssi Lower Limit Bit Name Reset ValueTIR29 User Pin Data TIR30 Test Dummy Register TCR0 Network Configuration TAI Configuration Register Space TCRThese bit must be set to 0. Do not write to this register 01h Bit Name Reset Value Description TCR1 Transmit ConfigurationAm79C930 105 TCR3 Receive Configuration TCR2 Clock Recovery02h 03h 04h TCR4 Antenna Diversity TimerTCR5 TX Ramp Up Timing 05h 06h TCR6 TX Ramp Down TimingTCR7 Pin Data a 07h Txcmdt U1INTCNTAntsltld Txdatald Bit Name Reset Value Description SDLT158 00h Bit Name Reset Value Description SDLT70 00hTCR8 Start Delimiter LSB 08h 0Bh TCR11 Interrupt RegisterTCR12 Interrupt Unmask Register 0Ch TCR14 Pin Configuration B TCR13 Pin Configuration a0Dh 0Eh 0Fh TCR15 Pin Configuration CAm79C930 113 Stschgfn ActenTCR16 Baud Detect Start 10h 12h Bit Name Reset Value Description 11h Bit Name Reset Value DescriptionUndefined data BDLLT50 TCR18 Baud Detect Upper Limit 13h TCR19 Baud Detect Accept Count for Carrier SenseBDCS50 TCR20 Baud Detect Accept Count for Stop Diversity TCR22 Baud Detect Accept Count 15h Bit Name Reset Value Description BDRN3016h TCR23 Baud Detect Fail Count 18h TCR25 Rssi ConfigurationSS50 00h 19h CACT=TIR277 Analog-to-Digital State Machine Timing Am79C930 119 1Ah TCR26 Reserved1Bh 1Ch Bit Name Reset Value Description TCR28 Clear Channel Assessment ConfigurationAm79C930 121 1Dh TCR29 Reserved1Eh 1Fh Description TCR31 Device RevisionAm79C930 123 Sreset Pcmcia Configuration Option RegisterPcmcia Card Configuration and Status Register Pcmcia CCR Registers and Pcmcia CIS Space Til the interrupt has been serviced not pulse generated Vice actually enters the power down mode InterruptPcmcia Card Information Structure CIS Am79C930 125 Am79C930 DC Characteristics DC CharacteristicsAbsolute Maximum Ratings Operating Ranges Commercial C Devices Am79C930 127 DC Characteristics Am79C930 DC CharacteristicsParameter Description Test Conditions Min Max Absolute Maximum Ratings Temperature TA C to + 70C Supply VoltagesVDDP, VDD5 To 3.6 Am79C930 129 130 Ieee 1149.1 DC Characteristics 5.0 and 3.3 Am79C930 131 Pcmcia Memory Read AccessUnit 132 Pcmcia Memory Write Access Am79C930 133 Pcmcia I/O Read Access 134 Pcmcia I/O Write Access Am79C930 135 136 ISA Access Am79C930 137 Memory BUS Read Access 138 Memory BUS Write Access Am79C930 139 140 Am79C930 141 AC Characteristics TAI Interface Absolute Maximum Ratings Max Unit TAI Interface AC Characteristics142 Am79C930 143 144 Am79C930 145 146 Clkin ↓ Am79C930 147 ANALOG-TO-DIGITAL A/D Converter CharacteristicsTCK − Pcmcia Bus Interface Waveforms Timing WaveformsREG Din Pcmcia I/O Read Access Timing Diagram 150 ISA Bus Interface Waveforms Clkin Clkout Memory Bus Interface Waveforms 152 Clock Waveforms ICO TAI WaveformsRCO 154 Programmable Interface Waveforms Am79C930 155 Ieee 1149.1 Interface WaveformsTDI, TMS Pcmcia AC Test Reference Waveform AC Test Reference Waveforms156 V Non-PCMCIA AC Test Reference Waveform NON-PCMCIA AC Test Reference Waveform PQT144 Pin Thin Quad Flat Pack measured in millimeters Physical Dimensions158 Typical Am79C930 System Application Device Configuration Frame Reception Frame Transmission Trademarks