Am79C930 Device ISA Plug And Play Mode I/O MAP, Physical | AMD

		P R E L I M I N A R Y			AMD

Am79C930 Device ISA Plug And Play Mode I/O MAP

					Physical
		ISA	SIR1	Resource	Location of
Resource Name	Mnemonic	I/O address	Bits [2:0]	Size	Resource

SIR0: General	SIR0: GCR	IOBA*+0000h	XXX**	1 byte	BIU
Configuration Register

SIR1: Bank Switching	SIR1: BSS	IOBA+0001h	XXX	1 byte	BIU
Select Register

SIR2: Local Memory	SIR2: LMAL	IOBA+0002h	XXX	1 byte	BIU
Address [7:0]

SIR3: Local Memory	SIR3: LMAU	IOBA+0003h	XXX	1 byte	BIU
Address [14:8]

SIR4: I/O Data Port [7:0]	SIR4: DPLL	IOBA+0004h	XXX	1 byte	Indirect access
					to SRAM or
					Flash memory

SIR5: I/O Data Port [15:8]	SIR5: DPLM	IOBA+0005h	XXX	1 byte	Indirect access
					to SRAM or
					Flash memory

SIR6: I/O Data Port	SIR6: DPUM	IOBA+0006h	XXX	1 byte	indirect access
[23:16]					to SRAM or
					Flash memory

SIR7: I/O Data Port [31:24]	SIR7: DPUU	IOBA+0007h	XXX	1 byte	Indirect access
					to SRAM or
					Flash memory

TIR 0–7	–	IOBA+0008h –	000	1 byte	TAI
		IOBA+000Fh		each location

TIR 8–15	–	IOBA+0008h –	001	1 byte	TAI
		IOBA+000Fh		each location

TIR 16–23	–	IOBA+0008h –	010	1 byte	TAI
		IOBA+000Fh		each location

TIR 24–31	–	IOBA+0008h –	011	1 byte	TAI
		IOBA+000Fh		each location

Device does not respond	–	IOBA+0010h –	0XX	NA	na
to these accesses		IOBA+0027h

Impossible programming of	na	na	1XX	NA	na
SIR1 bits (SIR1[2] = 0
always in ISA Plug
and Play mode)

Plug and Play ADDRESS	PPA	0279h (fixed)	XXX	1 byte	BIU
Auto-Configuration Port		(write only)

Plug and Play WRITE_DATA	PPWD	0A79h (fixed)	XXX	1 byte	BIU
Auto-Configuration Port		(write only)

Plug and Play READ_DATA	PPRD	0203h – 03FFh	XXX	1 byte	Indirect access
Auto-Configuration Port			(relocatable)		to ISA Plug and
			(READ ONLY)		Play register set

*IOBA = ISA Plug and Play I/O Base Address **X = Don't Care

Am79C930

67

Image 67

AMD manual Am79C930 Device ISA Plug And Play Mode I/O MAP, Physical, ISA SIR1, Resource Name

Contents

Am79C930 Speed Optional ProcessingOperating Conditions Package Type Rxdata Reset PcmciaJtag Trst TMS/T3 Adref INT1 IreqSIR0 MIR0 MIR1 SIR1 MIR15 SIR7 Srdy MUX IRQTIR0 TCR0 Fifo TIR31 TCR31 Table of Contents E L I M I N a R Y AMD RX Fifo TX FifoTAP FSM Register Descriptions TIR31 Test 126 Absolute Maximum Ratings AMD E L I M I N a R Y Pcmcia Connection Diagram Pin No Pin Name Pin Name Pin No No. Pins Pin Name Pin Function Pin Style Txpe TP1 Lfpe PTS1Hfpe PTS1 TP1, PTS1 Load Name TypeName Type Size of Pullup Size of Pulldown DRQ0 Txcmd Ieee Memr Reset LNK ACT CLK20 Test PwrdwnIeee Sddata Bale ISA Plug and Play Connection Diagram SD2 SD4 SD7SD6 SD5 TCK Adref SD5 Vsst ResetSA1 ACT SDSEL2 ADIN1 PTS3/OD2 SD7-SD0 ISA Plug and Play PIN Summary Pcmcia Pins with Internal Pull Up or Pull Down DevicesConfiguration Pins PIN Descriptions Input/Output Host System Interface PinsA14-0 D7-0 Iochrdy ResetAEN Bale IRQ4,5,9-12 MA16-0MD7-0 RXC ClkinPwrdwn Rxcin Rxdata HfclkLfclk Llocke Sddata USER7Adref Sdclk VDD5 TCKAvss TDI VDDU2 VSSVDDU1 VSSU1 Pin 45 STSCHG/BALE Pin 1 USER2/LA19Pin 2 USER3/SA16 Pin 3 USER4/LA17 Pin 92 USER7/IRQ11 Pin 91 USER1/IRQ12/EXTCTS/EXINT188 Pin 95 USER6/IRQ5/EXTSDF Pin 94 RXC/IRQ10/EXTA2DSTPin 96 USER5/IRQ4/EXTCHBSY Pin 100 LNK Pin 98 ACT Pin 105 SDSEL2 Pin 101 SdclkPin 102 Sddata Pin 103 SDSEL3 Pin 122 Rxpe Pin 115 TXCPin 118 Lfpe Pin 120 Hfpe Pin 132 Antslt Pin 126 TxcmdPin 129 Txpe Pin 131 Txmod Pin 143 TXDATA/LA20 Pin 142 TXCMD/LA21Pin 144 LLOCKE/SA15 Bus Interface Unit Functional DescriptionBasic Functions Detailed Functions E L I M I N a R Y AMD AMD E L I M I N a R Y Embedded Memory InterfaceMedium Allocation AMD E L I M I N a R Y Transceiver Attachment Interface Unit Management Flash Memory ManagementBus Interface Unit Interaction Transceiver Attachment Interface Unit TX Power Ramp Control Tbclk = Tsclk X Pin Timing Reference Name When RCEN=0 When RCEN=1 RX Data Parallelization TX CRC GenerationTX Status Start of Frame Delimiter Detection Bit Ordering RX Status ReportingRssi A/D Unit Adda Enext Ensar UXA2DST Physical Header AccommodationDC Bias Control Baud Determination Logic Clear Channel Assessment Logic Rssi = Rssi Current CCA result is reported in the Chbsy bit of TIR26Automatic Antenna Diversity Logic Ubdcs Urssi TXC As Input Ieee 1149.1 Test Access Port InterfaceUbdsd Urssi Stpen Instruction Register and Decoding Logic Power Down FunctionBoundary Scan Circuit Supported Instructions E L I M I N a R Y AMD Software Access Applicability to Ieee 802.11 Power Down ModesAm79C930 System Interface Resources Am79C930 Device Pcmcia Mode Common Memory Map Am79C930 Device Pcmcia Mode Resource Requirements Description of Reserved Use Am79C930 Device Pcmcia Mode Common Memory Restricted SpacePcmcia Address Size Physical Memory SIR153 XXX Am79C930 Device Pcmcia Mode Attribute Memory Map Pcmcia Address Attribute Memory ISA Plug and Play Mode Resources Am79C930 Device Pcmcia Mode I/O MAPPcmcia ISA Address in Memory SIR153 Size of Space Physical Memory Am79C930 Device ISA Plug And Play Mode Memory MapKbytes of memory Memory Range Memory Size ISA Address Size Physical Memory AMD E L I M I N a R Y Resource Name Am79C930 Device ISA Plug And Play Mode I/O MAPPhysical ISA SIR1 Readdata Port Name ISA Ieee P996 I/O Address AccessAddress Writedata Address ISA Plug and Play Plug and Play Port Register Name MAC Firmware Resources Physical Location of Memory Active INT0 TAI INT1 BIU Interrupt Channel Allocation in the 80188 CoreAddress Active Size Interrupt Channel Interrupt Source Loopback Operation Reset MethodsReset Pin DMA Channel Allocation In The 80188 Core Coreset SIR06 Register Descriptions ISA PnP ResetSres TIR05 System Interface Registers SIR space Bit Name Reset Value Description SIR0 General Configuration Register GCR SIR1 Bank Switching Select Register BSS SIR3 Local Memory Address Register 148 LMA Bit Name Reset Value Description IODPA70MD70 during system interface accesses to Flash and Sram SIR2 Local Memory Address Register 70 LMA SIR5 I/O Data Port B Iodpb MAC Interface Registers MIR SpaceMIR0 Processor Interface Register PIR MIR2 Power Down Length Count 70 Pdlc MIR1 Power Up Clock Time 30 Puct MIR5 Free Count 70 Fcnt MIR3 Power Down Length Count 158 PdlcMIR4 Power Down Length Count 2216 Pdlc Permarest MIR9 TCR Mask Stschg Data MIR8 Flash Wait StatesHostallow FLASHWAIT10 Stschgd SRAMWAIT10Hostlongwait Initdn Undefined data MIR10 ReservedThis register is reserved Reserved. Must be written as a 0. Reads of this bit produce Transceiver Attachment Interface Registers TIR Space TIR Register Name TIRSIR110 ISA Plug Core Play SIR110 Core TIR1 Network Status TIR0 Network Control TIR2 Serial Device Antsw TIR3 Fast Serial Port ControlTIR4 Interrupt Register Chbsyc TIR5 Interrupt Register TIR7 Interrupt Unmask Register TIR6 Interrupt Unmask Register TIR8 Transmit Control Txbsy TIR9 Transmit StatusTxcrc Txsdd TIR11 Transmit Sequence Control TIR13 Byte Count Register MSB TIR12 Byte Count Register LSBTIR14 Byte Count Limit LSB TIR16 Receiver Control TIR15 Byte Count Limit MSBTIR17 Receive Status Register TIR20 CRC32 Correct Byte Count LSB RxbsyTIR18 RX Fifo Data Register TIR19 Reserved TIR22 CRC8 Correct Byte Count LSB TIR21 CRC32 Correct Byte Count MSBTIR23 CRC8 Correct Byte Count MSB TIR24 TCR Index Register TIR25 Configuration Data PortBit Name Reset Value Description CD70 By the current setting of the Configuration Index Register TIR27 Serial Approximation Register AddaSrcs Strtc TIR30 Test Dummy Register Bit Name Reset ValueTIR28 Rssi Lower Limit TIR29 User Pin Data TCR0 Network Configuration TAI Configuration Register Space TCRThese bit must be set to 0. Do not write to this register 01h Bit Name Reset Value Description TCR1 Transmit ConfigurationAm79C930 105 03h TCR2 Clock RecoveryTCR3 Receive Configuration 02h 05h TCR4 Antenna Diversity Timer04h TCR5 TX Ramp Up Timing 07h TCR6 TX Ramp Down Timing06h TCR7 Pin Data a Txdatald U1INTCNTTxcmdt Antsltld 08h Bit Name Reset Value Description SDLT70 00hBit Name Reset Value Description SDLT158 00h TCR8 Start Delimiter LSB 0Ch TCR11 Interrupt Register0Bh TCR12 Interrupt Unmask Register 0Eh TCR13 Pin Configuration aTCR14 Pin Configuration B 0Dh 0Fh TCR15 Pin Configuration CAm79C930 113 10h ActenStschgfn TCR16 Baud Detect Start TCR18 Baud Detect Upper Limit 11h Bit Name Reset Value Description12h Bit Name Reset Value Description Undefined data BDLLT50 TCR20 Baud Detect Accept Count for Stop Diversity TCR19 Baud Detect Accept Count for Carrier Sense13h BDCS50 TCR23 Baud Detect Fail Count 15h Bit Name Reset Value Description BDRN30TCR22 Baud Detect Accept Count 16h 19h TCR25 Rssi Configuration18h SS50 00h CACT=TIR277 Analog-to-Digital State Machine Timing Am79C930 119 1Ah TCR26 Reserved1Bh 1Ch Bit Name Reset Value Description TCR28 Clear Channel Assessment ConfigurationAm79C930 121 1Dh TCR29 Reserved1Eh 1Fh Description TCR31 Device RevisionAm79C930 123 Pcmcia CCR Registers and Pcmcia CIS Space Pcmcia Configuration Option RegisterSreset Pcmcia Card Configuration and Status Register Am79C930 125 Vice actually enters the power down mode InterruptTil the interrupt has been serviced not pulse generated Pcmcia Card Information Structure CIS Commercial C Devices DC CharacteristicsAm79C930 DC Characteristics Absolute Maximum Ratings Operating Ranges Am79C930 127 DC Characteristics Am79C930 DC CharacteristicsParameter Description Test Conditions Min Max To 3.6 Temperature TA C to + 70C Supply VoltagesAbsolute Maximum Ratings VDDP, VDD5 Am79C930 129 130 Ieee 1149.1 DC Characteristics 5.0 and 3.3 Am79C930 131 Pcmcia Memory Read AccessUnit 132 Pcmcia Memory Write Access Am79C930 133 Pcmcia I/O Read Access 134 Pcmcia I/O Write Access Am79C930 135 136 ISA Access Am79C930 137 Memory BUS Read Access 138 Memory BUS Write Access Am79C930 139 140 Am79C930 141 AC Characteristics TAI Interface Absolute Maximum Ratings Max Unit TAI Interface AC Characteristics142 Am79C930 143 144 Am79C930 145 146 Clkin ↓ Am79C930 147 ANALOG-TO-DIGITAL A/D Converter CharacteristicsTCK − Din Timing WaveformsPcmcia Bus Interface Waveforms REG Pcmcia I/O Read Access Timing Diagram 150 ISA Bus Interface Waveforms Clkin Clkout Memory Bus Interface Waveforms 152 Clock Waveforms ICO TAI WaveformsRCO 154 Programmable Interface Waveforms Am79C930 155 Ieee 1149.1 Interface WaveformsTDI, TMS Pcmcia AC Test Reference Waveform AC Test Reference Waveforms156 V Non-PCMCIA AC Test Reference Waveform NON-PCMCIA AC Test Reference Waveform PQT144 Pin Thin Quad Flat Pack measured in millimeters Physical Dimensions158 Typical Am79C930 System Application Device Configuration Frame Reception Frame Transmission Trademarks