TX Fifo, RX Fifo, Tap Fsm | AMD Am79C930 specs

AMD	P R E L I M I N A R Y
	Bus Interface Unit Interaction	47
	Transceiver Attachment Interface Unit	47
	TX FIFO	48
	TX Power Ramp Control	48
	Am79C930-based TX Power Ramp Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
	Transceiver-Based TX Power Ramp Control	50
	TX CRC Generation	50
	TX Status	50
	Start of Frame Delimiter Detection	50
	RX Data Parallelization	50
	RX FIFO	50
	RX CRC Checking	50
	RX Status Reporting	51
	Bit Ordering	51
	RSSI A/D Unit	51
	Physical Header Accommodation	52
	DC Bias Control	52
	Baud Determination Logic	52
	Clear Channel Assessment Logic	53
	Automatic Antenna Diversity Logic	54
	TXC As Input	55
	IEEE 1149.1 Test Access Port Interface	55
	Boundary Scan Circuit	56
	TAP FSM	56
	Supported Instructions	56
	Instruction Register and Decoding Logic	56
	Boundary Scan Register (BSR)	56
	Other Data Registers	56
	Power Saving Modes	56
	Power Down Function	56
	Applicability to IEEE 802.11 Power Down Modes	58
	Software Access	58
	Am79C930 System Interface Resources	58
	PCMCIA Mode Resources	58
	PCMCIA Attribute Memory Resources	61
	PCMCIA I/O Resources	62
	ISA Plug and Play Mode Resources	63
	ISA Plug and Play Memory Resources	64
	ISA Plug and Play I/O Resources	66
	ISA Plug and Play Register Set	68
	MAC Firmware Resources	70
	MAC (80188 core) Memory Resources	70
	MAC (80188 core) Memory Resources Restrictions	72
	MAC (80188 core) Interrupt Channel Allocation	72
	MAC (80188 core) DMA Channel Allocation	72
	DMA Channel Allocation In The 80188 Core	73
	Loopback Operation	73
8	Am79C930

Image 8

AMD Am79C930 manual TX Fifo, RX Fifo, Tap Fsm

Contents

Am79C930 Optional Processing Operating ConditionsPackage Type Speed Reset Pcmcia Jtag Trst TMS/T3Adref Rxdata Ireq SIR0 MIR0 MIR1 SIR1 MIR15 SIR7Srdy INT1 IRQ TIR0 TCR0Fifo TIR31 TCR31 MUX Table of Contents E L I M I N a R Y AMD TAP FSM TX FifoRX Fifo Register Descriptions TIR31 Test Absolute Maximum Ratings 126 AMD E L I M I N a R Y Pcmcia Connection Diagram Pin No Pin Name Pin Name Pin No No. Pins Pin Name Pin Function Pin Style Lfpe PTS1 Hfpe PTS1TP1, PTS1 Txpe TP1 Name Type Size of Pullup Size of Pulldown Name TypeLoad Reset LNK ACT CLK20 Test Pwrdwn Ieee SddataBale DRQ0 Txcmd Ieee Memr ISA Plug and Play Connection Diagram SD7 SD6SD5 SD2 SD4 SD5 Vsst Reset SA1ACT SDSEL2 ADIN1 TCK Adref SD7-SD0 PTS3/OD2 ISA Plug and Play PIN Summary Pins with Internal Pull Up or Pull Down Devices Configuration PinsPIN Descriptions Pcmcia Host System Interface Pins A14-0D7-0 Input/Output Reset AENBale Iochrdy MD7-0 MA16-0IRQ4,5,9-12 Clkin PwrdwnRxcin RXC Hfclk LfclkLlocke Rxdata USER7 AdrefSdclk Sddata TCK AvssTDI VDD5 VSS VDDU1VSSU1 VDDU2 Pin 1 USER2/LA19 Pin 2 USER3/SA16Pin 3 USER4/LA17 Pin 45 STSCHG/BALE Pin 91 USER1/IRQ12/EXTCTS/EXINT188 Pin 92 USER7/IRQ11 Pin 96 USER5/IRQ4/EXTCHBSY Pin 94 RXC/IRQ10/EXTA2DSTPin 95 USER6/IRQ5/EXTSDF Pin 98 ACT Pin 100 LNK Pin 101 Sdclk Pin 102 SddataPin 103 SDSEL3 Pin 105 SDSEL2 Pin 115 TXC Pin 118 LfpePin 120 Hfpe Pin 122 Rxpe Pin 126 Txcmd Pin 129 TxpePin 131 Txmod Pin 132 Antslt Pin 144 LLOCKE/SA15 Pin 142 TXCMD/LA21Pin 143 TXDATA/LA20 Functional Description Basic FunctionsDetailed Functions Bus Interface Unit E L I M I N a R Y AMD AMD E L I M I N a R Y Medium Allocation Memory InterfaceEmbedded AMD E L I M I N a R Y Bus Interface Unit Interaction Flash Memory ManagementTransceiver Attachment Interface Unit Management TX Power Ramp Control Transceiver Attachment Interface Unit Pin Timing Reference Name When RCEN=0 When RCEN=1 Tbclk = Tsclk X TX CRC Generation TX StatusStart of Frame Delimiter Detection RX Data Parallelization Rssi A/D Unit RX Status ReportingBit Ordering Physical Header Accommodation DC Bias ControlBaud Determination Logic Adda Enext Ensar UXA2DST Clear Channel Assessment Logic Current CCA result is reported in the Chbsy bit of TIR26 Automatic Antenna Diversity LogicUbdcs Urssi Rssi = Rssi Ubdsd Urssi Stpen Ieee 1149.1 Test Access Port InterfaceTXC As Input Power Down Function Boundary Scan CircuitSupported Instructions Instruction Register and Decoding Logic E L I M I N a R Y AMD Am79C930 System Interface Resources Applicability to Ieee 802.11 Power Down ModesSoftware Access Am79C930 Device Pcmcia Mode Resource Requirements Am79C930 Device Pcmcia Mode Common Memory Map Am79C930 Device Pcmcia Mode Common Memory Restricted Space Pcmcia Address Size Physical MemorySIR153 Description of Reserved Use Am79C930 Device Pcmcia Mode Attribute Memory Map XXX Pcmcia Address Attribute Memory Pcmcia Am79C930 Device Pcmcia Mode I/O MAPISA Plug and Play Mode Resources Am79C930 Device ISA Plug And Play Mode Memory Map Kbytes of memoryMemory Range Memory Size ISA Address in Memory SIR153 Size of Space Physical Memory ISA Address Size Physical Memory AMD E L I M I N a R Y Am79C930 Device ISA Plug And Play Mode I/O MAP PhysicalISA SIR1 Resource Name Port Name ISA Ieee P996 I/O Address Access AddressWritedata Readdata ISA Plug and Play Plug and Play Port Register Name Address MAC Firmware Resources Active Physical Location of Memory Interrupt Channel Allocation in the 80188 Core Address Active SizeInterrupt Channel Interrupt Source INT0 TAI INT1 BIU Reset Methods Reset PinDMA Channel Allocation In The 80188 Core Loopback Operation Coreset SIR06 Sres TIR05 ISA PnP ResetRegister Descriptions System Interface Registers SIR space SIR0 General Configuration Register GCR Bit Name Reset Value Description SIR1 Bank Switching Select Register BSS Bit Name Reset Value Description IODPA70 MD70 during system interface accesses to Flash and SramSIR2 Local Memory Address Register 70 LMA SIR3 Local Memory Address Register 148 LMA MIR0 Processor Interface Register PIR MAC Interface Registers MIR SpaceSIR5 I/O Data Port B Iodpb MIR1 Power Up Clock Time 30 Puct MIR2 Power Down Length Count 70 Pdlc MIR3 Power Down Length Count 158 Pdlc MIR4 Power Down Length Count 2216 PdlcPermarest MIR5 Free Count 70 Fcnt MIR8 Flash Wait States HostallowFLASHWAIT10 MIR9 TCR Mask Stschg Data SRAMWAIT10 HostlongwaitInitdn Stschgd MIR10 Reserved This register is reservedReserved. Must be written as a 0. Reads of this bit produce Undefined data Transceiver Attachment Interface Registers TIR Space TIR SIR110 ISA Plug CorePlay TIR Register Name SIR110 Core TIR0 Network Control TIR1 Network Status TIR2 Serial Device TIR3 Fast Serial Port Control TIR4 Interrupt RegisterChbsyc Antsw TIR5 Interrupt Register TIR6 Interrupt Unmask Register TIR7 Interrupt Unmask Register TIR8 Transmit Control TIR9 Transmit Status TxcrcTxsdd Txbsy TIR11 Transmit Sequence Control TIR14 Byte Count Limit LSB TIR12 Byte Count Register LSBTIR13 Byte Count Register MSB TIR17 Receive Status Register TIR15 Byte Count Limit MSBTIR16 Receiver Control Rxbsy TIR18 RX Fifo Data RegisterTIR19 Reserved TIR20 CRC32 Correct Byte Count LSB TIR23 CRC8 Correct Byte Count MSB TIR21 CRC32 Correct Byte Count MSBTIR22 CRC8 Correct Byte Count LSB TIR25 Configuration Data Port Bit Name Reset Value Description CD70By the current setting of the Configuration Index Register TIR24 TCR Index Register Adda SrcsStrtc TIR27 Serial Approximation Register Bit Name Reset Value TIR28 Rssi Lower LimitTIR29 User Pin Data TIR30 Test Dummy Register These bit must be set to 0. Do not write to this register TAI Configuration Register Space TCRTCR0 Network Configuration Am79C930 105 TCR1 Transmit Configuration01h Bit Name Reset Value Description TCR2 Clock Recovery TCR3 Receive Configuration02h 03h TCR4 Antenna Diversity Timer 04hTCR5 TX Ramp Up Timing 05h TCR6 TX Ramp Down Timing 06hTCR7 Pin Data a 07h U1INTCNT TxcmdtAntsltld Txdatald Bit Name Reset Value Description SDLT70 00h Bit Name Reset Value Description SDLT158 00hTCR8 Start Delimiter LSB 08h TCR11 Interrupt Register 0BhTCR12 Interrupt Unmask Register 0Ch TCR13 Pin Configuration a TCR14 Pin Configuration B0Dh 0Eh Am79C930 113 TCR15 Pin Configuration C0Fh Acten StschgfnTCR16 Baud Detect Start 10h 11h Bit Name Reset Value Description 12h Bit Name Reset Value DescriptionUndefined data BDLLT50 TCR18 Baud Detect Upper Limit TCR19 Baud Detect Accept Count for Carrier Sense 13hBDCS50 TCR20 Baud Detect Accept Count for Stop Diversity 15h Bit Name Reset Value Description BDRN30 TCR22 Baud Detect Accept Count16h TCR23 Baud Detect Fail Count TCR25 Rssi Configuration 18hSS50 00h 19h Analog-to-Digital State Machine Timing Am79C930 119 CACT=TIR277 1Bh TCR26 Reserved1Ah Am79C930 121 TCR28 Clear Channel Assessment Configuration1Ch Bit Name Reset Value Description 1Eh TCR29 Reserved1Dh Am79C930 123 TCR31 Device Revision1Fh Description Pcmcia Configuration Option Register SresetPcmcia Card Configuration and Status Register Pcmcia CCR Registers and Pcmcia CIS Space Vice actually enters the power down mode Interrupt Til the interrupt has been serviced not pulse generatedPcmcia Card Information Structure CIS Am79C930 125 DC Characteristics Am79C930 DC CharacteristicsAbsolute Maximum Ratings Operating Ranges Commercial C Devices Parameter Description Test Conditions Min Max DC Characteristics Am79C930 DC CharacteristicsAm79C930 127 Temperature TA C to + 70C Supply Voltages Absolute Maximum RatingsVDDP, VDD5 To 3.6 Am79C930 129 Ieee 1149.1 DC Characteristics 5.0 and 3.3 130 Unit Pcmcia Memory Read AccessAm79C930 131 Pcmcia Memory Write Access 132 Pcmcia I/O Read Access Am79C930 133 Pcmcia I/O Write Access 134 Am79C930 135 ISA Access 136 Memory BUS Read Access Am79C930 137 Memory BUS Write Access 138 Am79C930 139 140 AC Characteristics TAI Interface Absolute Maximum Ratings Am79C930 141 142 TAI Interface AC CharacteristicsMax Unit Am79C930 143 144 Am79C930 145 Clkin ↓ 146 TCK − ANALOG-TO-DIGITAL A/D Converter CharacteristicsAm79C930 147 Timing Waveforms Pcmcia Bus Interface WaveformsREG Din Pcmcia I/O Read Access Timing Diagram ISA Bus Interface Waveforms 150 Memory Bus Interface Waveforms Clkin Clkout Clock Waveforms 152 RCO TAI WaveformsICO Programmable Interface Waveforms 154 TDI, TMS Ieee 1149.1 Interface WaveformsAm79C930 155 156 AC Test Reference WaveformsPcmcia AC Test Reference Waveform NON-PCMCIA AC Test Reference Waveform V Non-PCMCIA AC Test Reference Waveform 158 Physical DimensionsPQT144 Pin Thin Quad Flat Pack measured in millimeters Device Configuration Typical Am79C930 System Application Frame Transmission Frame Reception Trademarks