to Section TOC
to Master TOC
|
|
| ||||
|
| THEORY OF OPERATION |
|
| ||
|
|
|
|
|
| |
|
|
| FIGURE E.8 – POWER BOARD |
|
| |
|
|
|
|
|
|
|
|
|
| INPUT | MAIN | OUTPUT |
|
|
|
| RECTIFIER |
| ||
|
|
| TRAMSFORMER | RECTIFIER |
| |
|
| INPUT | AND |
| ||
|
| CONTACTOR | RECONNECT |
| CHOKE POSITIVE |
|
|
|
|
| LEFT |
|
|
|
| THREE |
| SWITCH |
|
|
|
|
| BOARD |
|
| |
|
| PHASE |
|
|
| |
|
|
|
|
|
| |
Return
Return to Section TOC
Return
Return to Master TOC
INPUT |
| FET |
POWER |
| ASSEMBLY |
INPUT | AUX. | CT |
TRANS |
| |
LINE |
| |
SWITCH |
| RIGHT |
|
| |
|
| SWITCH |
PROTECTION | FAN | BOARD |
BOARD |
|
|
FET
ASSEMBLY
POWER
BOARD
CONTROL
BOARD
WATER
COOLERDISPLAY
BOARD
PC
INTERFACE
NEGATIVE
SHUNT
SNUBBER AND
SENSE LEADS
LCD
DISPLAY
KEYPAD
Return to Section TOC
Return to Section TOC
Return to Master TOC
Return to Master TOC
OVERLAY
WF1 WF2
POWER BOARD
The Power Board provides gate drives for the FETs on the Switch Boards. It does so based on the
NOTE: Unshaded areas of Block Logic Diagram are the subject of discussion.
