![](/images/new-backgrounds/1272369/272369281x1.webp)
3.5 Memory Test | 3 Tests and Diagnostics | |
Subtest 04 | Cache Memory |
|
| To test the cache memory, a | |
| run repeatedly to the test area (‘7000’:‘Program’ size to ‘7000’:‘7FFF’ (32 KB)) | |
| to check the | |
| seconds. |
|
| Number of misses < Number of hits → OK |
|
| Number of misses ≥ Number of hits → Fail |
|
Subtest 05 | L2 Cache Memory |
|
| To test the L2 cache memory, a test similar to that for the cache memory is | |
| performed. |
|
Subtest 06 | Stress |
|
| The conventional memory is provided with a write/read buffer (size 1b30 h) and | |
| creates write data in the write buffer. Subsequent to 1 MB, the data is written in the | |
| write buffer and is read into the read buffer, followed by a data comparison up to | |
| the maximum memory size. |
|
TECRA M1 Maintenance Manual |