R

Chapter 4: Designing with the Core

SnkBusErrStat[5]: Control word with payload bit not set and non-zero address (excluding Training Control word)

SnkBusErrStat[7:6]: Unused and tied to zero (reserved)

If the core receives two (or more) back-to-back payload control words, the last one received is used and others are discarded. If the core receives two (or more) back-to-back EOP control words, the first one is used and the others are discarded. Any of the error conditions that flag the Sink Bus Error Status bus also flags SnkBusErr.

Sequential Payload Control Words

If back-to-back payload control words are sent, the Sink core only uses the payload control word that precedes a data word. All other payload control words are dropped by the Sink core. Each time a payload control word is dropped, it is flagged on SnkBusErr. This behavior is illustrated in Figure 4-17.

Sequential End-of-Burst Control Words

The Sink core only stores the end-of-burst control word that was preceded by data. It drops any other end-of-burst control words that are not preceded by data and flags SnkBusErr. Figure 4-17illustrates this behavior.

SPI-4.2 Interface

 

 

 

 

 

 

 

 

 

Ch 1

Ch 2

Ch 3

DATA

DATA

DATA

DATA

Ch 3

Ch 2

Ch 1

Ch 0

SOP

SOP

SOP

EOP

EOP

EOP

SOP

 

 

 

 

 

 

 

 

Good Packet

 

 

 

 

 

Dropped:

 

 

 

 

 

 

Dropped:

 

SnkBusErr

 

 

 

 

 

 

SnkBusErr

 

(flagged

 

 

 

 

 

 

(flagged

 

two times)

Bit

 

 

 

 

 

two times)

Bit

 

 

 

 

 

 

 

 

 

 

 

Bucket

 

 

 

 

 

 

 

Bucket

User Interface:

Addr3

Addr3

Addr3

Addr3

Addr0

 

SOP

--

--

EOP

SOP

. . .

Data

Data

Data

Data

Data

 

Figure 4-17:Sequential Payload Control Word Example

Sink DIP-4 Error Handling

When a DIP-4 error occurs at the end of a burst (for the previous packet), the Sink core stores a SnkFFDIP4Err flag. Figure 4-18illustrates a DIP-4 error that occurred on an end-of- packet control word.

74

www.xilinx.com

SPI-4.2 Lite v4.3 User Guide

 

 

UG181 June 27, 2008

Page 74
Image 74
Xilinx UG181 manual Sequential Payload Control Words, Sequential End-of-Burst Control Words, Sink DIP-4 Error Handling

UG181 specifications

Xilinx UG181 refers to the User Guide for the Xilinx 7 Series FPGAs, which offers a comprehensive overview of the architecture, capabilities, and features of these powerful field-programmable gate arrays (FPGAs). Designed to cater to a wide range of applications, Xilinx 7 Series FPGAs are widely adopted in industries such as telecommunications, automotive, aerospace, and consumer electronics.

One of the main features of the Xilinx 7 Series FPGAs is their use of advanced 28nm technology, which enables them to achieve high performance while maintaining low power consumption. This fine process technology not only ensures better power efficiency but also allows for increased logic density. The 7 Series includes several families, such as Artix-7, Kintex-7, and Virtex-7, each tailored for specific application demands ranging from cost-sensitive solutions to high-performance data processing.

Xilinx 7 Series FPGAs also incorporate a rich set of programmable logic resources. This includes Look-Up Tables (LUTs), Flip-Flops, and Digital Signal Processing (DSP) slices that have been optimized for various arithmetic functions. With several thousands of logic cells available, designers can implement complex algorithms and systems directly in hardware for improved performance over traditional software solutions.

In addition to their logic capabilities, Xilinx 7 Series FPGAs feature an array of high-speed serial communication interfaces. These include support for technologies like PCI Express, Gigabit Ethernet, and Serial RapidIO, which facilitate efficient data transfer and integration into enterprise-level systems. The presence of high-speed transceivers also makes them ideal for applications that require fast data handling like video processing or high-frequency trading.

Furthermore, these FPGAs offer extensive memory options, including support for a wide range of external memory interfaces. This versatility allows for the integration of high-bandwidth memory solutions, which is essential for performance-intensive applications. With the introduction of the Memory Controller IP, users can easily connect various memory types, ensuring flexibility in system design.

Finally, Xilinx has made significant strides in development tools for 7 Series FPGAs, providing a robust ecosystem for design engineers. With design suites such as Vivado and SDK, users benefit from a comprehensive platform for deciding, simulating, and implementing designs efficiently. The combination of advanced hardware capabilities and powerful software tools solidifies the position of Xilinx 7 Series FPGAs as a preferred choice for custom digital hardware design across various industries.