Source Core Required Constraints

R

NET "TSClk_P" TNM_NET = "TSClk" (for source status I/O type of LVDS);

The following constraints are for the Source core user interface clocks, and are only required if the user interface signals are not looped back to the source core user interface.

NET "SrcCalClk" TNM_NET = "SrcCalClk";

NET "SrcFFClk" TNM_NET = "SrcFFClk";

NET "SrcStatClk" TNM_NET = "SrcStatClk";

Timespecs for Clocks

The following constraints are for the Source core clocks, and are always required. Note the generated SPI-4.2 Lite core may have different timing constraints than the examples provided below.

TIMESPEC "TS_SysClk_P" = PERIOD "SysClk_P" 170MHz HIGH 50% INPUT_JITTER 200ps;

TIMESPEC "TS_TSClk" = PERIOD "TSClk" 43MHz HIGH 50%;

The following constraints are for the Source core user interface clocks, and are only required when the respective clocks are used.

TIMESPEC "TS_SrcCalClk" = PERIOD "SrcCalClk" 43MHz HIGH 50%;

TIMESPEC "TS_SrcFFClk" = PERIOD "SrcFFClk" 170MHz HIGH 50% I NPUT_JITTER 300 ps;

TIMESPEC "TS_SrcStatClk" = PERIOD "SrcStatClk" 43MHz HIGH 50%;

These constraints specify the frequency and duty cycle of the clock signal. For the high frequency clocks, clock jitter is also specified. You can modify these values based on target performance.

Maxdelay for Reset

The following constraints are for the Source core reset signals, and are always required. Note the generated SPI-4.2 Lite core may have different timing constraints than the examples provided below.

NET "<src_instance_name>/U0/pl4_lite_src_reset0/src_tsclk_reset/ reset_out_i" MAXDELAY = 5.8 ns;

NET "<src_instance_name>/U0/pl4_lite_src_reset0/src_ff_clk_reset_/ reset_out_i" MAXDELAY = 5.8 ns;

NET "<src_instance_name>/U0/pl4_lite_src_reset0/src_ff_clk_rst/ fifo_reset_out_i" MAXDELAY = 5.8 ns;

NET "<src_instance_name>/U0/pl4_lite_src_reset0/src_clk_rst/ reset_out_i" MAXDELAY = 5.8 ns;

NET "<src_instance_name>/U0/pl4_lite_src_reset0/src_clk_rst/ fifo_reset_out_i" MAXDELAY = 5.8 ns;

The MAXDELAY values differ based on target speed grade and core performance.

Placement Constraints

Although the SPI-4.2 Lite core does not require fixed pinouts, there are several placement constraints that are critical for meeting performance requirements and for processing

SPI-4.2 Lite v4.3 User Guide

www.xilinx.com

105

UG181 June 27, 2008

Page 105
Image 105
Xilinx UG181 manual Timespecs for Clocks, Source Core Required Constraints

UG181 specifications

Xilinx UG181 refers to the User Guide for the Xilinx 7 Series FPGAs, which offers a comprehensive overview of the architecture, capabilities, and features of these powerful field-programmable gate arrays (FPGAs). Designed to cater to a wide range of applications, Xilinx 7 Series FPGAs are widely adopted in industries such as telecommunications, automotive, aerospace, and consumer electronics.

One of the main features of the Xilinx 7 Series FPGAs is their use of advanced 28nm technology, which enables them to achieve high performance while maintaining low power consumption. This fine process technology not only ensures better power efficiency but also allows for increased logic density. The 7 Series includes several families, such as Artix-7, Kintex-7, and Virtex-7, each tailored for specific application demands ranging from cost-sensitive solutions to high-performance data processing.

Xilinx 7 Series FPGAs also incorporate a rich set of programmable logic resources. This includes Look-Up Tables (LUTs), Flip-Flops, and Digital Signal Processing (DSP) slices that have been optimized for various arithmetic functions. With several thousands of logic cells available, designers can implement complex algorithms and systems directly in hardware for improved performance over traditional software solutions.

In addition to their logic capabilities, Xilinx 7 Series FPGAs feature an array of high-speed serial communication interfaces. These include support for technologies like PCI Express, Gigabit Ethernet, and Serial RapidIO, which facilitate efficient data transfer and integration into enterprise-level systems. The presence of high-speed transceivers also makes them ideal for applications that require fast data handling like video processing or high-frequency trading.

Furthermore, these FPGAs offer extensive memory options, including support for a wide range of external memory interfaces. This versatility allows for the integration of high-bandwidth memory solutions, which is essential for performance-intensive applications. With the introduction of the Memory Controller IP, users can easily connect various memory types, ensuring flexibility in system design.

Finally, Xilinx has made significant strides in development tools for 7 Series FPGAs, providing a robust ecosystem for design engineers. With design suites such as Vivado and SDK, users benefit from a comprehensive platform for deciding, simulating, and implementing designs efficiently. The combination of advanced hardware capabilities and powerful software tools solidifies the position of Xilinx 7 Series FPGAs as a preferred choice for custom digital hardware design across various industries.