R

Chapter 5: Constraining the Core

INST

"<sink_instance_name>/U0/pl4_lite_snk_io0/buffer_data/Dat*" DIFF_TERM = TRUE;

INST "<sink_instance_name>/U0/pl4_lite_snk_io0/buffer_data/Ctl" DIFF_TERM = TRUE;

Area Group Constraints

The area group constraints can be used by the user to define a specific placement of the sink core. These constraints are not required for Sink cores that use global clocking distribution but are recommended for Sink cores that use regional clocking distribution.

The following static alignment constraints are used to place the Sink core in one clock region in the example UCF:

* INST <snk_instance_name>/* AREA_GROUP = AG_pl4_lite_snk;

* AREA_GROUP "AG_pl4_lite_snk" RANGE = CLOCKREGION_X0Y4;

Timing Ignore Constraints

If Sink core static configuration signals are driven statically from a register, apply timing ignore attributes (TIG) to the static configuration signals to create proper timing ignore paths. If these are driven statically from a wrapper file, then a TIG is not needed.

In the example UCF file, these constraints are commented out. Add the constraints listed below include them in the design.

NET "SnkAFThresAssert(*)" TIG;

NET "SnkAFThresNegate(*)" TIG;

NET

"FifoAFMode(*)"

TIG;

NET

"NumDip4Errors(*)"

TIG;

NET "NumTrainSequences(*)" TIG;

NET

"RSClkPhase"

TIG;

NET

"RSClkDiv"

TIG;

Source Core Required Constraints

Timing Constraints

Timing constraints are critical for proper operation. The following constraints are provided with the SPI-4.2 Lite core, and the user can modify these constraints to meet their system requirements. In the examples below, the target performance is 340 Mbps. However, the user is responsible for ensuring that any modification to these constraints does not result in paths which are unconstrained.

Timenames for Clocks

The following constraints are for the Source core clocks, and are always required.

NET "SysClk_P" TNM_NET = "SysClk_P";

NET "TSClk" TNM_NET = "TSClk" (for source status I/O type of LVTTL);

104

www.xilinx.com

SPI-4.2 Lite v4.3 User Guide

 

 

UG181 June 27, 2008

Page 104
Image 104
Xilinx UG181 Source Core Required Constraints, Area Group Constraints, Timing Ignore Constraints, Timenames for Clocks

UG181 specifications

Xilinx UG181 refers to the User Guide for the Xilinx 7 Series FPGAs, which offers a comprehensive overview of the architecture, capabilities, and features of these powerful field-programmable gate arrays (FPGAs). Designed to cater to a wide range of applications, Xilinx 7 Series FPGAs are widely adopted in industries such as telecommunications, automotive, aerospace, and consumer electronics.

One of the main features of the Xilinx 7 Series FPGAs is their use of advanced 28nm technology, which enables them to achieve high performance while maintaining low power consumption. This fine process technology not only ensures better power efficiency but also allows for increased logic density. The 7 Series includes several families, such as Artix-7, Kintex-7, and Virtex-7, each tailored for specific application demands ranging from cost-sensitive solutions to high-performance data processing.

Xilinx 7 Series FPGAs also incorporate a rich set of programmable logic resources. This includes Look-Up Tables (LUTs), Flip-Flops, and Digital Signal Processing (DSP) slices that have been optimized for various arithmetic functions. With several thousands of logic cells available, designers can implement complex algorithms and systems directly in hardware for improved performance over traditional software solutions.

In addition to their logic capabilities, Xilinx 7 Series FPGAs feature an array of high-speed serial communication interfaces. These include support for technologies like PCI Express, Gigabit Ethernet, and Serial RapidIO, which facilitate efficient data transfer and integration into enterprise-level systems. The presence of high-speed transceivers also makes them ideal for applications that require fast data handling like video processing or high-frequency trading.

Furthermore, these FPGAs offer extensive memory options, including support for a wide range of external memory interfaces. This versatility allows for the integration of high-bandwidth memory solutions, which is essential for performance-intensive applications. With the introduction of the Memory Controller IP, users can easily connect various memory types, ensuring flexibility in system design.

Finally, Xilinx has made significant strides in development tools for 7 Series FPGAs, providing a robust ecosystem for design engineers. With design suites such as Vivado and SDK, users benefit from a comprehensive platform for deciding, simulating, and implementing designs efficiently. The combination of advanced hardware capabilities and powerful software tools solidifies the position of Xilinx 7 Series FPGAs as a preferred choice for custom digital hardware design across various industries.