Manuals / Xilinx / Power Tools / Welder

Xilinx UG181 manual Calendar COE File Format

Models: UG181

1 136
Download 136 pages 34.17 Kb
Page 50
Image 50

R

Chapter 3: Generating the Core

Calendar COE File Format

The initial contents of the calendar can be assigned by specifying the desired information in a separate text file called a COE file. To select and load a COE file, first create the desired coe file, select Load Coefficients on the parameterization window, and choose the desired file from the file dialog box. An example COE file for a 12-channel SPI-4.2 Lite core with a round-robin calendar and a calendar length of 12 (SnkCalendar_Len = "11" or SrcCalendar_Len = "11") follows:

MEMORY_INITIALIZATION_RADIX=16;

MEMORY_INITIALIZATION_VECTOR=00,01,02,03,04,05,06,07,08,09,0A,0B;

When specifying the initial contents for the calendar in a coe file, the keywords

MEMORY_INITIALIZATION_RADIX and MEMORY_INITIALIZATION_VECTOR are used. The MEMORY_INITIALIZATION_VECTOR takes the form of a sequence of comma- separated values, one value per calendar entry, terminated by a semicolon. These values are listed in ascending order, where the first entry in the MEMORY_INITIALIZATION_VECTOR is the first entry in the calendar. Any amount of white space, including new lines, can be included in the vector to enhance readability. The format of an individual value in the vector depends on the MEMORY_INITIALIZATION_RADIX value, which can be 2, 10, or 16 (the default value is 10). The vector must be consistent with the MEMORY_INITIALIZATION_RADIX value and each value must fall within the range of 0 to 255 (base 10).

Note that the number of entries in the coe file is not required to be the same as calendar length specified in the GUI. If the calendar length is smaller than the number of entries, the calendar sequence used in the core will be a subset of the calendar sequence specified in the coe file. This subset will contain calendar entries 0 to Calendar Length-1from the COE file. If the calendar length is larger than the number of entries, the calendar sequence specified in the coe file will be padded with zeros to match the calendar length.

50

www.xilinx.com

SPI-4.2 Lite v4.3 User Guide

 

 

UG181 June 27, 2008

Page 49 Page 51
Page 50
Image 50
Xilinx UG181 manual Calendar COE File Format
Page 49 Page 51

UG181 specifications

Xilinx UG181 refers to the User Guide for the Xilinx 7 Series FPGAs, which offers a comprehensive overview of the architecture, capabilities, and features of these powerful field-programmable gate arrays (FPGAs). Designed to cater to a wide range of applications, Xilinx 7 Series FPGAs are widely adopted in industries such as telecommunications, automotive, aerospace, and consumer electronics.

One of the main features of the Xilinx 7 Series FPGAs is their use of advanced 28nm technology, which enables them to achieve high performance while maintaining low power consumption. This fine process technology not only ensures better power efficiency but also allows for increased logic density. The 7 Series includes several families, such as Artix-7, Kintex-7, and Virtex-7, each tailored for specific application demands ranging from cost-sensitive solutions to high-performance data processing.

Xilinx 7 Series FPGAs also incorporate a rich set of programmable logic resources. This includes Look-Up Tables (LUTs), Flip-Flops, and Digital Signal Processing (DSP) slices that have been optimized for various arithmetic functions. With several thousands of logic cells available, designers can implement complex algorithms and systems directly in hardware for improved performance over traditional software solutions.

In addition to their logic capabilities, Xilinx 7 Series FPGAs feature an array of high-speed serial communication interfaces. These include support for technologies like PCI Express, Gigabit Ethernet, and Serial RapidIO, which facilitate efficient data transfer and integration into enterprise-level systems. The presence of high-speed transceivers also makes them ideal for applications that require fast data handling like video processing or high-frequency trading.

Furthermore, these FPGAs offer extensive memory options, including support for a wide range of external memory interfaces. This versatility allows for the integration of high-bandwidth memory solutions, which is essential for performance-intensive applications. With the introduction of the Memory Controller IP, users can easily connect various memory types, ensuring flexibility in system design.

Finally, Xilinx has made significant strides in development tools for 7 Series FPGAs, providing a robust ecosystem for design engineers. With design suites such as Vivado and SDK, users benefit from a comprehensive platform for deciding, simulating, and implementing designs efficiently. The combination of advanced hardware capabilities and powerful software tools solidifies the position of Xilinx 7 Series FPGAs as a preferred choice for custom digital hardware design across various industries.