Xilinx UG181 manual Sink Calendar Initialization, Initializing the Calendar In-Circuit

R

Chapter 4: Designing with the Core

Sink

SnkCalClk

SnkCalWrEn_n

SnkCalAddr[8:0]

Calendar RAM

0

1

2

SnkCalendar_Len

Calendar

Control

SnkCalData[7:0]

SnkCalDataOut[7:0]

SnkCalendar_M

Sink FIFO

Status Interface

3

4

5

.

.

509

510

511

SnkStatClk			Status Memory
SnkStatAddr[3:0]	0	1	2	3	4	5	6	7
	8	9	10	11	12	13	14	15
SnkStat[31:0]	15		. . .
SnkStatWrEn_n
SnkStatMask[15:0]
						. . .		247
	248	249	250	251	252	253	254	255

SnkStatAddr = 0 Bank 0: Ch 0-15

RSTAT[1:0]

Figure 4-6:Status FIFO Calendar and Status Memory Block Diagram

Sink Calendar Initialization

There are two ways to initialize the Sink Calendar: by loading a COE file in the CORE Generator GUI or initializing in-circuit at startup. Using the Generator GUI loads the Calendar contents into the UCF file. For more information, see Chapter 3, “Generating the Core.”

Initializing the Calendar In-Circuit

At startup, the Sink Calendar buffer can be programmed by first deasserting Sink Enable (SnkEn), then using the calendar write enable, address bus, and data bus. SnkCalAddr is used to indicate the location in the calendar buffer, and SnkCalData is used to indicate the channel number that should be written into that location. When outputting RStat, the status for the channel written to SnkCalAddr=0 is output first, followed by

62	www.xilinx.com	SPI-4.2 Lite v4.3 User Guide
		UG181 June 27, 2008