Source Core Optional Constraints

R

•* INST "TSClk*" LOC = "Bank 9";

If global clocking is used, TSClk must be placed on a pin that is connected to a global clock buffer.

Using the example UCF file:

•* INST "TSClk*" LOC = "Bank4";

IOB Register Packing

The following constraints are mandatory for the Source core. It ensures that the input registers of the TStat signal are packed in the IOB. This guarantees that the timing between the input pad and the register is met.

Source Core Optional Constraints

In addition to the required constraints, you can add the following optional constraints based on your design requirements.

I/O Standards Constraints

You can define different I/O standards for several input and output pins. To change the I/O standards for TSClk and TStat to LVTTL, add the following constraints in the design:

• NET "TSClk" IOSTANDARD = LVTTL;

•NET "TStat" IOSTANDARD = LVTTL;

To change the I/O standards of the Source core input reference clock (SysClk) to LVPECL 33, add the following constraints in the design:

•NET "SysClk_P" IOSTANDARD = LVPECL_33;

To change the I/O standards of the Source core input reference clock (SysClk) to LVDS 25 with internal device termination or DCI, add the following constraints in the design:

•NET "SysClk_P" IOSTANDARD = LVDS_25_DCI;

•NET "SysClk_N" IOSTANDARD = LVDS_25_DCI;

To change the I/O standards of the source core input reference clock (SysClk) to LVDS 25 with internal differential termination, add the following constraints in the design:

•INST "<source_instance_name>/U0/pl4_lite_src_clk0/ sysclk_ibufg0" DIFF_TERM = TRUE;

Area Group Constraints

The area group constraints can be used to define a specific placement of the Source core. These constraints are not required for Source cores that use global clocking distribution but are recommended for Source cores that use regional clocking distribution.

Following is an example of an area group constraint for the Source core placed in one clock region:

•* INST <src_instance_name>/* AREA_GROUP = AG_pl4_lite_src;

•* AREA_GROUP " AG_pl4_lite_src" RANGE = CLOCKREGION_X0Y3;

SPI-4.2 Lite v4.3 User Guide

www.xilinx.com

107

UG181 June 27, 2008

Page 106 Page 108
Page 107
Image 107
Xilinx UG181 manual Source Core Optional Constraints
Page 106 Page 108

UG181 specifications

Xilinx UG181 refers to the User Guide for the Xilinx 7 Series FPGAs, which offers a comprehensive overview of the architecture, capabilities, and features of these powerful field-programmable gate arrays (FPGAs). Designed to cater to a wide range of applications, Xilinx 7 Series FPGAs are widely adopted in industries such as telecommunications, automotive, aerospace, and consumer electronics.

One of the main features of the Xilinx 7 Series FPGAs is their use of advanced 28nm technology, which enables them to achieve high performance while maintaining low power consumption. This fine process technology not only ensures better power efficiency but also allows for increased logic density. The 7 Series includes several families, such as Artix-7, Kintex-7, and Virtex-7, each tailored for specific application demands ranging from cost-sensitive solutions to high-performance data processing.

Xilinx 7 Series FPGAs also incorporate a rich set of programmable logic resources. This includes Look-Up Tables (LUTs), Flip-Flops, and Digital Signal Processing (DSP) slices that have been optimized for various arithmetic functions. With several thousands of logic cells available, designers can implement complex algorithms and systems directly in hardware for improved performance over traditional software solutions.

In addition to their logic capabilities, Xilinx 7 Series FPGAs feature an array of high-speed serial communication interfaces. These include support for technologies like PCI Express, Gigabit Ethernet, and Serial RapidIO, which facilitate efficient data transfer and integration into enterprise-level systems. The presence of high-speed transceivers also makes them ideal for applications that require fast data handling like video processing or high-frequency trading.

Furthermore, these FPGAs offer extensive memory options, including support for a wide range of external memory interfaces. This versatility allows for the integration of high-bandwidth memory solutions, which is essential for performance-intensive applications. With the introduction of the Memory Controller IP, users can easily connect various memory types, ensuring flexibility in system design.

Finally, Xilinx has made significant strides in development tools for 7 Series FPGAs, providing a robust ecosystem for design engineers. With design suites such as Vivado and SDK, users benefit from a comprehensive platform for deciding, simulating, and implementing designs efficiently. The combination of advanced hardware capabilities and powerful software tools solidifies the position of Xilinx 7 Series FPGAs as a preferred choice for custom digital hardware design across various industries.
Top Page Image Contents