MPC8260 PowerQUICC II Family Reference Manual, Rev. 2
lxxx Freescale Semiconductor
•Part III, “The Hardware Interface,” describes external signals, clocking, memory control, and
power management of the PowerQUICC II.
—Chapter 6, “External Signals,” shows a functional pinout of the PowerQUICC II and describes
the PowerQUICC II signals.
—Chapter 7, “60x Signals,” describes signals on the 60x bus.
—Chapter 8, “The 60x Bus,” describes the operation of the bus used by processors that
implement the PowerPC architecture.
—Chapter 10, “Clocks and Power Control,” describes the clocking architecture of the
PowerQUICC II.
—Chapter 9, “PCI Bridge,” describes how the PCI br idge enables the PowerQUICC II to
gluelessly bridge PCI agents to a host processor that implements the PowerPC architecture and
how it is compliant with PCI Specification Revision 2.2.
—Chapter 11, “Memory Controller,” describes the memory controller, which controlling a
maximum of eight memory banks shared between a general-purpose chip-select machine
(GPCM) and three user-programmable machines (UPMs).
—Chapter 12, “Secondary (L2) Cache Support,” provides information about implementation and
configuration of a level-2 cache.
—Chapter 13, “IEEE 1149.1 Test Access Port,” describes the dedicated user-accessible tes t
access port (TAP), which is fully compatible with the IEEE 1149.1 Standard Test Access Port
and Boundary Scan Architecture.
•Part IV, “Communications Processor Module,” describes the configuration, clocking, and
operation of the various communications protocols supported by the PowerQUICC II.
—Chapter 14, “Communications Processor Module Overview,” provides a brief overview of the
CPM.
—Chapter 15, “Serial Interface with Time-Slot Assigner,” describes the SIU, which controls
system start-up, initialization and operation, protection, as well as the external system bus.
—Chapter 16, “CPM Multiplexing,” describes the CPM multiplexing logic (CMX) which
connects the physical layer—UTOPIA, MII, modem lines,
—Chapter 17, “Baud-Rate Generators (BRGs),” describes the eight independent, identical
baud-rate generators (BRGs) that can be used with the FCCs, SCCs, and SMCs.
—Chapter 18, “Timers,” describes the timer implementation, which can be configured as four
identical 16-bit or two 32-bit general-purpose timers.
—Chapter 19, “SDMA Channels and IDMA Emulation,” describes the two physical serial DMA
(SDMA) channels on the PowerQUICC II.
—Chapter 20, “Serial Communications Controllers (SCCs),” describes the four serial
communications controllers (SCC), which can be configured independently to implement
different protocols for bridging functions, routers, and gateways, and to interface with a wide
variety of standard WANs, LANs, and proprietary networks.
—Chapter 21, “SCC UART Mode,” describes the PowerQUICC II implementation of universal
asynchronous receiver transmitter (UART) protocol that is used for sending low-speed data
between devices.