Valid Settings for the DDARn Register, 11-10 | Intel SA-1100

Peripheral Control Module

Table 11-6.	Valid Settings for the DDARn Register

				Device			DDAR Fields
	Unit Name	Function		Device
	Unit Name	Function		Address		DA<31:8>	DS<3:0>	DW	BS	E	RW
				Address


	Serial port 0	UDC transmit	0x 8000 0028			0x80000A	0000	0	1	0/1	0

		UDC receive	0x 8000 0028			0x80000A	0001	0	1	0/1	1
		UDC receive	0x 8000 0028			0x80000A	0001	0	1	0/1	1

		SDLC transmit	0x 8002 0078			0x80801E	0010	0	0	0/1	0

	Serial port 1	SDLC receive	0x 8002 0078			0x80801E	0011	0	0	0/1	1

		UART transmit	0x 8001 0014			0x804005	0100	0	0	0/1	0
		UART transmit	0x 8001 0014			0x804005	0100	0	0	0/1	0

		UART receive	0x 8001 0014			0x804005	0101	0	0	0/1	1

	Serial port 2	HSSP transmit	0x	8004	006C	0x801001B	0110	0	1	0/1	0

		HSSP receive	0x	8004	006C	0x801001B	0111	0	1	0/1	1

		UART transmit	0x	8003	0014	0x80C005	0110	0	0	0/1	0

		UART receive	0x	8003	0014	0x80C005	0111	0	0	0/1	1

	Serial port 3	UART transmit	0x	8005	0014	0x814005	1000	0	0	0/1	0

		UART receive	0x	8005	0014	0x814005	1001	0	0	0/1	1

	Serial port 4	MCP transmit	0x	8006	0008	0x818002	1010	1	0	0/1	0
		(audio)

		MCP receive	0x	8006	0008	0x818002	1011	1	0	0/1	1
		(audio)

		MCP transmit	0x	8006	000C	0x818003	1100	1	0	0/1	0
		(telecom)

		MCP receive	0x	8006	000C	0x818003	1101	1	0	0/1	1
		(telecom)

		SSP transmit	0x	8007	006C	0x81C01B	1110	1	0	0/1	0

		SSP receive	0x	8007	006C	0x81C01B	1111	1	0	0/1	1

11-10

SA-1100 Developer’s Manual

Image 160

Intel SA-1100 manual Valid Settings for the DDARn Register, Ddar Fields Unit Name Function Address DA318 DS30, 11-10

Contents

Intel StrongARM SA-1100 Microprocessor Developer’s Manual SA-1100 Developer’s Manual Contents Caches, Write Buffer, and Read Buffer Memory-Management Unit MMU 1.6 System Control Module Reviving the DRAMs from Self-Refresh Mode Memory and Pcmcia Control Module Peripheral Control Module 11-39 11.8.3.4Endpoint 0 Interrupt Mask EIM 11-64 11.8.3.5Receive 11-81 SA-1100 Developer’s Manual 11-128 Serial Port 4 MCP / SSP 11-169 11.12.12.1Transmit Fifo Not Full Flag TNF KHz Oscillator Specifications Register Summary MHz Oscillator SpecificationsInternal Test Figures SA-1100 Power and Clock Supply Sources and States Tables 14-4 Page Introduction Intel StrongARM SA-1100 MicroprocessorLCD DMA Features of the SA-1100 CPU for AA and EA Parts Features of the SA-1100 CPU for CA and DA Parts Additional Features Built into SA-1100 Chipset Changes to the SA-1100 Core from the SA-110 Overview Example System SA-1100 Example System ARM Architecture Write Buffer Read BufferPage Block Diagram Functional Description SA-1100 Block Diagram Inputs/Outputs Signal Descriptions Sheet 1 Signal DescriptionName Type Description Signal Descriptions Sheet 2 Signal Descriptions Sheet 3 TDO OCZVDD VSS Memory Map 1GB Pcmcia Interface Mbyte Static Memory ROM, Flash, Sram Big and Little Endian ARM Implementation OptionsExceptions Power-Up Reset ROM Size Select Abort Address Exception Mode on Entry Vector SummaryException Priorities Vector Summary Interrupt Latencies and Enable Timing CoprocessorsPage Instruction Group Result Delay Issue Cycles Instruction SetInstruction Set Instruction TimingsPage Coprocessors Internal Coprocessor Instructions Coprocessor 15 Definition Register 0 IDCache and MMU Control Registers Coprocessor Register Register Reads Register Writes Register 1 Control Register 3 Domain Access Control Register 5 Fault StatusRegister 6 Fault Address Register 2 Translation Table Base Register 7 Cache Control Operations Register 8 TLB OperationsFunction OPC2 Register 9 Read-Buffer Operations Registers 10 12 Reserved Register 13 Process ID Virtual Address Mapping Access process ID register 0b000 0b0000CRm Register 14 Debug Support Breakpoints Dbcr Bit Action Register 15 Test, Clock, and Idle Control 0b010 0b0100 Wait for interrupt 0b1000Page Caches, Write Buffer, and Read Buffer Instruction Cache IcacheIcache Operation Icache Validity Icache Enable/Disable and Reset Data Caches DcachesEnabling the Icache Disabling the Icache Cacheable Bit C Bufferable Bit BCacheable Reads C = Noncacheable Reads C = Software Dcache Flush Dcaches Enable/Disable and ResetDoubly Mapped Space Bufferable Bit Write Buffer WBWrite Buffer Operation Read Buffer RB Enabling the Write BufferWrites to a Bufferable and Noncacheable Location B=1,C=0 Unbufferable Writes B=0 Caches, Write Buffer, and Read Buffer Page MMU Faults and CPU Aborts Memory-Management Unit MMUData Aborts MMU Registers Interaction of the MMU, Icache, Dcache, and Write Buffer Cacheable Reads LinefetchesBuffered Writes Valid MMU, Dcache, and Write Buffer Combinations To disable the MMU Mini Data CachePage Clocks SA-1100 Crystal OscillatorsRTC ARM Core Clock Configuration Register Restrictions on Changing the Core Clock ConfigurationCore Clock Configurations CCF40 Core Clock Frequency in MHz MHz Crystal Oscillator Driving SA-1100 Crystal Pins from an External Source Clocking During Test System Control Module General-Purpose I/O Gpio Register Definitions Gpio Pin Edge Detect Gpio Pin-Level Register Gplr Bit Name Description Bit Reset Gpio Pin Direction Register Gpdr PS9 PS8 PS7 PS6 PS5 PS4 PS3 PS2 PS1 PS0 Bit Name Description Gpio Falling-Edge Detect Register Grer Bit Name Description Gpio Rising-Edge Detect Register Grer31..28 Reserved Gpio Edge Detect Status Register Gedr Gpio Alternate Function Register Gafr Pin Alternate Function Direction Unit Signal Description Gpio Alternate Functions Gpio Register Locations Address Name Description Interrupt Controller Interrupt Controller Register DefinitionsInterrupt Bits Interrupt Bit Position Unit Source Module Interrupt Controller Pending Register IcprBit Field Description IP9 IP8 IP7 IP6 IP5 IP4 IP3 IP2 IP1 IP0 IMn Interrupt mask n where n = 0 through Interrupt Controller Mask Register Icmr Interrupt Controller Level Register Iclr Bit Name Disable idle mask Idle mode. This bit is cleared during all resetsInterrupt Controller Control Register Iccr DIM Interrupt Controller Register Locations Real-Time ClockRTC Counter Register Rcnr RTC Alarm Register Rtar RTC Status Register RtsrALE HZE RTC Trim Register Rttr Trim ProcedureOscillator Frequency Calibration Rttr Value Calculations Trim Example #1 Measured Value Has No Fractional Component Operating System Timer Real-Time Clock Register Locations OS Timer Count Register Oscr OS Timer Match Registers 0-3 OSMR0, OSMR1, OSMR2, OSMR3OS Timer Watchdog Match Enable Register Ower WME OS Timer Status Register Ossr Watchdog Timer OS Timer Interrupt Enable Register OierInterrupt enable channel OS Timer Register Locations OS Timer Register Locations Power Manager Run ModeIdle Mode Entering Idle Mode Sleep Mode Exiting Idle ModeCPU Preparation for Sleep Mode Events Causing Entry into Sleep Mode Sleep Shutdown Sequence During Sleep ModeSleep Wake-Up Sequence Booting After Sleep Mode Assumed Behavior of an SA-1100 System in Sleep Mode Reviving the DRAMs from Self-Refresh Mode RUN Hardware ResetIdle Sleep Pin State During Step Pin Operation in Sleep ModePin Name Type Power Manager Registers Power Manager Control Register Pmcr Power Manager General Configuration Register Pcfr Opde Power Manager PLL Configuration Register Ppcr Power Manager Wake-Up Enable Register Pwer WEn BFS Power Manager Sleep Status Register PssrVFS Bit is cleared. This bit is cleared on hardware reset Dram control holdPeripheral control hold 31..5 Reserved Power Manager Scratch Pad Register Pspr Power Manager Gpio Sleep State Register Pgsr Power Manager Oscillator Status Register Posr Power Manager Register LocationsPower Manager Register Locations Reset Controller Hardware reset Reset Controller Registers Reset Controller Software Reset Register RsrrSoftware reset SWR Reset Controller Status Register Rcsr Reset Controller Register LocationsReset Controller Register Locations Page Memory and Pcmcia Control Module Overview of OperationIntel SA-1100 Memory Controller Interface Memory and Pcmcia Control Module 10-2 Example Memory Configuration Example Memory System Types of Memory Accesses ReadsWrites Transaction Summary Read-Lock-Write Aborts and Nonexistent MemorySA-1100 Transactions Bus Operation Physical Address Symbol Register Name Memory Configuration RegistersMemory Interface Control Registers Dram Configuration Register Mdcnfg CDB2 31..17 DRI140 Dram refresh interval CycleMem clock frequency /4 Will not be interrupted Dram CAS Waveform Shift Registers MDCAS0, MDCAS1, MDCAS2 ROM or the first access of a burst ROM For Flash and SRAM, this determines the read access timeStatic Memory Control Registers MSC1-0 One memory clock cycle is added to this value Accesses of a burst ROM 12..8 RDNx40 ROM delay next accessFor Flash and SRAM, this determines the write pulse width Expansion Memory Pcmcia Configuration Register Mecr BSxx Bit Encoding Bclk Speeds for 160-MHz Processor Core FrequencyBclksel Bclk Cycle Time-ns Dynamic Interface Operation Dram OverviewDram Memory Size Options Dram Row/Column Address Multiplexing Dram Timing Addr Mdcnfgtrp = 4 MDCNFGCDB2 = Dram Burst-of-Eight Transactions Dram Self-Refresh in Sleep Mode Static Memory InterfaceDram Refresh 10-18 ROM Timing Diagrams and Parameters ROM Interface Overview A255 A42Input Data Latch 10-20 Eight Beat Burst Read from Burst-of-Four ROM SA-1100 Developer’s Manual Sram Write Timing Diagram 4-Beat Burst Sram Timing Diagrams and ParametersSram Interface Overview Flash Eprom Interface Overview Flash Eprom Timing Diagrams and Parameters 10-24 Static Access Followed by a Dram Access Dram Access Followed by a Static AccessDram Access Followed by a Refresh Operation General Memory BUS Timing Pcmcia Overview 10-26 10.6.1 32-Bit Data Bus Operation Address External Logic for Pcmcia Implementation 10-28 12. Pcmcia External Logic for a Two-Socket Configuration 13. Pcmcia External Logic for a One-Socket Configuration 10-30 Pcmcia Interface Timing Diagrams and Parameters 14. Pcmcia Voltage-Control Logic 15. Pcmcia Memory or I/O 16-Bit Access 10-32 16. Pcmcia I/O 16-Bit Access to 8-Bit Device Initialization of the Memory Interface Flow of Events After Reset or Exiting Sleep Mode10-34 Alternate Memory Bus Master Mode Page Peripheral Control Module Read/Write Interface Memory Organization Peripheral Register Width DMA Burst Size Peripheral Units’ Base Addresses Peripheral Serial Protocol Base AddressLCD Controller 0h B010 Serial Port ICP Hssp Interrupts Peripheral Units’ Interrupt NumbersInterrupt Peripheral Dedicated Peripheral Pins Peripheral PinsPeripheral Gpio Pin Function Use of the Gpio Pins for Alternate Functions Peripheral Unit Gpio Pin Assignment DMA Controller DMA Register Definitions DMA Device Address Register DDARn Controller From Half-word wide D31 D0 1 0 from memoryDevice From To Half-word wide To From Byte-wide Ddar Fields Unit Name Function Address DA318 DS30 Valid Settings for the DDARn Register11-10 DMA Control/Status Register DCSRn DMA Buffer a Start Address Register DBSAn DMA Buffer a Transfer Count Register DBTAn DMA Operation DMA Buffer B Start Address Register DBSBnDMA Buffer B Transfer Count Register DBTBn TCB120 Transfer count buffer B Physical Address Register Name Symbol DMA Register List DBSA3 DBTA3DBSB3 DBTB3 LCD Controller 11-16 Lpclk LCD Controller Operation DMA to Memory InterfaceFrame Buffer 11-18 PBS 13..12 Pixel bit sizeTo palette Frame to palette Unused Red Data30 Green Data30 Blue Data30 Encoded Pixel Data70 BitEncoded Pixel Data150 FrameBufferSize = 32 + 16 + è 11-22 Input Fifo Lookup Palette Color/Gray-Scale Dithering Output FifoColor/Gray-Scale Intensities and Modulation Rates Dither Value Intensity Modulation Rate LCD Controller Pins LCD Controller Register Definitions LCD Enable LEN LCD Controller Control RegisterColor/Monochrome Select CMS Single-/Dual-Panel Select SDS LCD Controller Data Pin Utilization Single Passive Screen Portion PinsDual Panel Active Panel LCD Data-Pin Pixel Ordering 11-28 LCD Disable Done Interrupt Mask LDM Base Address Update Interrupt Mask BAMError Interrupt Mask ERM Passive/Active Display Select PAS 11-30 Palette DMA Request Delay PDD Double-Pixel Data DPD Pin Mode11.7.3.8 Big/Little Endian Select BLE LEN CMSSDS LDM PAS BLEDPD PDD Pixels Per Line PPL Horizontal Sync Pulse Width HSWEnd-of-Line Pixel Clock Wait Count ELW 11-34 Beginning-of-Line Pixel Clock Wait Count BLW PPLHSW ELW Vertical Sync Pulse Width VSW Lines Per Panel LPP11-36 End-of-Frame Line Clock Wait Count EFW Beginning-of-Frame Line Clock Wait Count BFW LPP VSWEFW BFW Pixel Clock Divider PCD AC Bias Pin Frequency ACB AC Bias Pin Transitions Per Interrupt API Vertical Sync Polarity VSPHorizontal Sync Polarity HSP Pixel Clock Polarity PCP Output Enable Polarity OEP Address 0h B010 LCD Controller DMA Registers HSPPCP OEP DMA Channel 1 Base Address Register 31..0DBAR1 DMA channel 1 base address pointer DMA Channel 1 Current Address Register DCAR1DMA channel 1 current address pointer Equal to the calculated end address of the buffer DMA Channel 2 Base and Current Address Registers DBAR2DCAR2 DMA channel 2 current address pointer LCD Disable Done Flag LDD read/write, maskable interrupt Base Address Update Flag BAU read-only, maskable interruptBus Error Status BER read/write, maskable interrupt LCD Controller Status Register AC Bias Count Status ABC read/write, nonmaskable interrupt LDD BAU BER ABCIOL IUL LCD Controller Register Locations LCD Controller Control, DMA, and Status Register Locations LCD Controller Pin Timing Diagrams LDDx0 LDDx0 Lfclk Llclk Lpclk11-52 12. Passive Mode Pixel Clock and Data Pin Timing DPD = 13. Active Mode Timing 11-54 14. Active Mode Pixel Clock and Data Pin Timing USB Operation Serial Port 0 USB Device Controller11-56 Signalling Levels 10. USB Bus StatesBus State UDC+/UDC- Pin Levels Port Bit Value Digital Data Nrzi Data Bit Encoding11-58 Field Formats 11. Endpoint Field AddressingEndpoint Field Value UDC Endpoint Selected Endpoint Packet Formats PIDCRC5 CRC16 Transaction Formats ActionOUT Packets from UDC to host are boldface Setup DATA0 UDC Device RequestsAction Token Packet Data Packet 11-62 12. Host Device Request Summary UDC Register DefinitionsRequest Name UDC Control Register Reset Interrupt Mask REM Suspend/Resume Interrupt Mask SRMAddress 0h 8000 Udccr UDC Address Register UDC OUT Max Packet RegisterUdcar Udcomp Address 0h 8000 000C UDC in Max Packet RegisterUdcimp UDC Endpoint 0 Control/Status Register Serviced Setup End SSE UDCCS0SSE FST SST IPR OPR SSE Receive Fifo Service RFS Receive Packet Error RPEUDC Endpoint 1 Control/Status Register Receive Packet Complete RPC Bits 7..6 Reserved UDCCS1RNE FST SST RPE RPC RFS RNE Transmit Fifo Service TFS Transmit Packet Error TPEUDC Endpoint 2 Control/Status Register Transmit Packet Complete TPC UDCCS2 FST SST TUR TPE TPC TFS UDC Endpoint 0 Data Register UDC Endpoint 0 Write Count RegisterUDCD0 Data UDC Data Register UddrTop/bottom of transmit/receive Fifo data Read Bottom of receive Fifo data UDC Status/Interrupt Register Reset Interrupt Request Rstir UdcsrRstir Resir Susir TIR RIR EIR Rstir UDC Register Locations Serial Port 1 SDLC/UART13. UDC Control, Data, and Status Register Locations Sdlc Operation Frame Format Address FieldControl Field CRC-CCITT CRC Field Data FieldBaud Rate Generation Receive Operation 11-82 Transmit Operation Simultaneous Use of the Uart and Sdlc CPU and DMA Register Access Sizes Sdlc Register DefinitionsTransmit and Receive FIFOs 11-84 Loopback Mode LBM Sdlc Control RegisterSDLC/UART Select SUS Single/Double Flag Select SDF Sample Clock Enable SCE Bit Modulation Select BMSSample Clock Direction SCD 11-86 Receive Clock Edge Select RCE Transmit Clock Edge Select TCEAddress 0h 8002 SDCR0 Abort After Frame AAF TCE Transmit Enable TXE Receive Enable RXEReceive Fifo Interrupt Enable RIE Transmit Fifo Interrupt Enable TIE Address Match Enable AME Receiver Abort Interrupt EnableRAETransmit Fifo Underrun Select TUS 11-90 SDCR1 Read/WriteRAE TUS AME TIE RIE RXE TXE AAF RAE SDCR2 Address Match Value AMVAMV Sdlc Control Registers 3 Baud Rate Divisor BRDAddress 0h 8002 006C SDCR3 Sdlc Data Register 11-94 Address 0h 0078 SddrROR CRE EOF ROR Sdlc Status Register Transmit Underrun Status TUR read/write, maskable interruptReceiver Abort Status RAB read/write, maskable interrupt 11-96 SA-1100 Developer’s Manual 11-97 SDSR0 RFS TFS RAB TUR EIF Receiver Synchronized Flag RSY read-only, noninterruptible Transmitter Busy Flag TBY read-only, noninterruptibleReceive Fifo Not Empty Flag RNE read-only, noninterruptible Transmit Fifo Not Full Flag TNF read-only, noninterruptible Receiver Overrun Status ROR read-only, noninterruptible CRC Error Status CRE read-only, noninterruptible11-100 SDSR1 ROR CRE EOF RTD TNF RNERSY TBY Uart Register Locations 14. Uart Control, Data, and Status Register Locations Sdlc Register Locations Serial Port 2 Infrared Communications Port ICP15. Sdlc Control, Data, and Status Register Locations Low-Speed ICP Operation HP-SIR*ModulationUart Frame Format 11-104 11.10.2.1 4PPM Modulation High-Speed ICP OperationChip Timeslots Data = Hssp Frame Format SA-1100 Developer’s Manual 11-107 11-108 SA-1100 Developer’s Manual 11-109 11-110 HP-SIR Enable HSE Low-Power Mode LPMUart Register Definition Uart Control Register Hssp Register Definitions Hssp Control RegisterIrDA Transmission Rate ITR LPM SA-1100 Developer’s Manual 11-113 11-114 HSCR0 Address 0h 8004AME TIM RIM RXE TXE TUS LBM ITR Search for the next preamble HSCR111-116 Transmit Pin Polarity Select TXP Receive Pin Polarity Select RXP 0h 9006 HSCR2RXP TXP RXP Hssp Data Register Address 0h 8004 006C HsdrLast Fifo entry is transferred to the ROR bit HSSR1 Hssp Status Register Receiver Abort Status RAB read/write, nonmaskable interrupt 11-122 Framing Error Status FRE read/write, nonmaskable interrupt HSSR0FRE RFS TFS RAB TUR EIF FRE End-of-Frame Flag EOF read-only, noninterruptible 11-124 SA-1100 Developer’s Manual 11-125 HSSR1 ROR CRE EOF TNF RNE TBY RSY 16. Uart Control, Data, and Status Register Locations Hssp Register Locations17. Hssp Control, Data, and Status Register Locations Serial Port 3 Uart Uart OperationLSB MSB 11-128 30. NRZ Bit Encoding Example 0100 11-130 Uart Register Definitions Parity Enable PE11.11.3.2 Odd/Even Parity Select OES Data Size Select DSS Stop Bit Select SBS11-132 UTCR0 TCE RCE SCE DSS SBS OES Bit Reset BRD70 Uart Control Registers 1UTCR1 UTCR2 Transmitter Enable TXE Receiver Enable RXEBreak BRK UTCR3 LBM TIE RIE BRK TXE RXE Uart Data Register Utdr ROR FRE PRE Uart Status Register Receiver Idle Status RID read/write, maskable interrupt Error in Fifo Flag EIF read-only, nonmaskable interrupt11-140 UTSR0 Address 0h 8005 001CEIF REB RBB RID RFS TFS Parity Error Flag PRE read-only, noninterruptible 11-142 Framing Error Flag FRE read-only, noninterruptible Receiver Overrun Flag ROR read-only, noninterruptible Read-Only UTSR1ROR FRE PRE TNF RNE TBY Serial Port 4 MCP / SSP MCP Operation 11-146 31. MCP Frame Data Format Audio and Telecom Sample Rates and Data Transfer 11-148 MCP Transmit and Receive Fifo Operation Bit Audio Data Telecom Data Codec Control Register Data Transfer11-150 External Clock Operation Alternate SSP Pin Assignment MCP Register Definitions MCP Control RegisterAudio Sample Rate Divisor ASD 11-152 Telecom Sample Rate Divisor TSD Multimedia Communications Port Enable MCE 11.12.3.5 A/D Sampling Mode ADMExternal Clock Select ECS 11-154 Telecom Transmit Fifo Interrupt Enable TTE Telecom Receive Fifo Interrupt Enable TREAudio Transmit Fifo Interrupt Enable ATE Audio Receive Fifo Interrupt Enable are External Clock Prescaler ECP ASDAudio sample rate divisor TSD MCE ECSADM TTE Clock Frequency Select CFS MCP Data RegistersCFS MCP Data Register Address 0h 8006 MCP Data Register 0 MCDR0 Read/WriteReserved for future enhancements 15..4 Address 0h 8006 000C MCP Data Register 1 MCDR1 Read/Write SA-1100 Developer’s Manual 11-161 Reg Address R/W Reset Bit Address 0h 8006 MCP Data Register 2 MCDR2 Read/Write15..0 Codec Register read Read/write Read Returns a zero MCP Status Register 11-164 SA-1100 Developer’s Manual 11-165 Audio Codec Enabled Flag ACE read-only, noninterruptible Telecom Codec Enabled Flag TCE read-only, noninterruptibleCodec Write Completed Flag CWC read-only, noninterruptible Codec Read Completed Flag CRC read-only, noninterruptible ATS ARSTTS TRS TTU TROANF ANE SSP Operation 35. Texas Instruments* Synchronous Serial Frame Format 11-170 36. Motorola* SPI Frame Format 37. National Microwire* Frame Format 11-172 SSP Transmit and Receive FIFOs Bit Bit Data SSP Control Register SSP Register Definitions11-174 Synchronous Serial Port Enable SSE Frame Format FRF FRF Serial Clock Rate SCRSCR Serial Clock Polarity SPO Serial Clock Phase SPH Sclk SPO=0 Sclk SPO=1 Sfrm TXD4 RXD4LSB 11-178 SPO Address 0h 8007 006C SSP Data RegisterJustifies data and zero fills unused bits 11-180 SSP Status Register SSP Busy Flag BSY read-only, noninterruptible BSY MCP Register Locations SSP Register Locations19. MCP Control, Data, and Status Register Locations 20. SSP Control, Data, and Status Register Locations PPC Operation Peripheral Pin Controller PPC11-184 PPC Register Definitions PPC Pin Direction Register Sclk PPC Pin State Register Address 0h 9006 Ppsr PPC Pin StateRegister Read/Write LCD pixel clock pin state Read Current state of LCD pixel clock pin returnedLCD line clock pin state Read Current state of LCD line clock pin returned PPC Pin Assignment Register Uart Pin Reassignment UPRSSP Pin Reassignment SPR UPR PPC Sleep Mode Pin Direction Register 11-190 LCD pixel clock sleep mode pin direction LCD pixel clock pin configured as input during sleepLCD line clock sleep mode pin direction LCD line clock pin configured as input during sleep PPC Pin Flag Register PPC Register Locations 21. PPC Control and Flag Register LocationsPage Symbol Parameter Min Max Units DC ParametersAbsolute Maximum Ratings SA-1100 DC Maximum Ratings Symbol Parameter Min Nom Max Units DC Operating ConditionsSA-1100 DC Operating Conditions × Vddx Power Supply Voltages and Currents Parameter SA-1100 UnitsVDD VddxPage Test Conditions AC ParametersSA-1100 Output Derating Memory Bus and Pcmcia Signal Timings Module ConsiderationsMemory Bus Memory Bus Out 13-2 MCP Signals LCD Controller SignalsLLDD70 fall Pin Name Symbol Parameter Min Max Unit Timing ParametersSA-1100 AC Timing Table for AA and BA Parts Sfrmc Asynchronous Signal Timing Descriptions Page Package and Pinout Mechanical Data and Packaging Information SA-1100 Pinout 208-Pin Quad Flat Pack 14-2 Mini-Ball Grid Array mBGA SA-1100 256 Mini-Ball Grid Array Mechanical Drawing SA-1100 Pinout 256-Pin Mini-Ball Grid Array 14-4 Instruction Breakpoint Debug SupportData Breakpoint Page Test Access Port TAP Controller State Transitions Boundary-Scan Test Interface Reset Pull-Up ResistorsInstruction Register Public Instructions SAMPLE/PRELOAD ExtestClamp Highz IdcodeBypass 16-4 Test Data Registers Bypass Register 16.6.3 SA-1100 Boundary-Scan BS Register 16.6.2 SA-1100 Device Identification ID Code Register16-6 Boundary-Scan Interface Signals Tbscl TbschTbsis Tbsih Tbsoh Tbsod Data Tbsss Tbssh Data Out Tbsdh Tbsdd Tbsoe Data Out TbsdeTbsr Tbsrs Tbsrh Symbol Parameter Minimum Typical Maximum Units SA-1100 Boundary-Scan Interface TimingPage Register Summary Tucr B000 0044 DMA control/status register 2 write ones to setB000 0048 Write ones to clear 004C Read only 0050 B000 0054 Ucdomp Sdlc Registers Serial Port 8002 80318003 Reserved 8003 001C 8004 007C 0h 8004 Ffff Reserved 8007 0078 0h 8007 Ffff Reserved PPC Registers 9006 Uart Registers Serial Port 80059006 0034 0h 9006 Ffff Reserved Specifications MHz Oscillator Specifications BSystem Specifications MHz Oscillator Specifications Specification Minimum Typical Maximum Unit Specification Quartz Crystal SpecificationTypical Maximum Unit Page KHz Oscillator Specifications C Temperature RangeCurrent Consumption Startup Time Frequency Shift Due to Temperature Effect on the Circuit Parasitic Capacitance Off-chip Between Txtal and TextalParasitic Resistance Between Txtal and Textal Parasitic Resistance Between Txtal or Textal and VSS Other providers supply a Quality Factor, Q, instead of Rm Therefore, the values for QCorresponding to specified range of Rm are supplied Following table KHz Oscillator Specifications Test Unit Control Register Tucr Internal TestPMD TSEL2-0 TSEL2 TSEL1 TSEL0Page Support, Products, and Documentation