Manuals / Intel / Computer Equipment / Computer Hardware

Intel SA-1100 manual

Models: SA-1100

1 388

Download 388 pages 41.55 Kb

Page 54

Image 54

Intel SA-1100 manual

Contents

Intel StrongARM SA-1100 Microprocessor Developer’s ManualSA-1100 Developer’s Manual Contents Caches, Write Buffer, and Read Buffer Memory-Management Unit MMU1.6 System Control ModuleReviving the DRAMs from Self-Refresh Mode Memory and Pcmcia Control ModulePeripheral Control Module 11-39 11.8.3.4Endpoint 0 Interrupt Mask EIM 11-64 11.8.3.5Receive 11-81 SA-1100 Developer’s Manual 11-128 Serial Port 4 MCP / SSP 11-169 11.12.12.1Transmit Fifo Not Full Flag TNF Register Summary MHz Oscillator Specifications KHz Oscillator SpecificationsInternal Test Figures SA-1100 Power and Clock Supply Sources and States Tables14-4 Page LCD IntroductionIntel StrongARM SA-1100 Microprocessor DMAFeatures of the SA-1100 CPU for AA and EA Parts Features of the SA-1100 CPU for CA and DA PartsAdditional Features Built into SA-1100 Chipset Changes to the SA-1100 Core from the SA-110Overview Example System SA-1100 Example SystemARM Architecture Write Buffer Read BufferPage Block Diagram Functional DescriptionSA-1100 Block Diagram Inputs/Outputs Signal Description Signal Descriptions Sheet 1Name Type Description Signal Descriptions Sheet 2 VDD Signal Descriptions Sheet 3TDO OCZ VSSMemory Map 1GB Pcmcia Interface Mbyte Static Memory ROM, Flash, SramARM Implementation Options Big and Little EndianExceptions Power-Up Reset ROM Size SelectAbort Exception Priorities Address Exception Mode on EntryVector Summary Vector SummaryInterrupt Latencies and Enable Timing CoprocessorsPage Instruction Set Instruction Group Result Delay Issue CyclesInstruction Set Instruction TimingsPage Coprocessors Internal Coprocessor InstructionsCache and MMU Control Registers Coprocessor Coprocessor 15 DefinitionRegister 0 ID Register Register Reads Register WritesRegister 1 Control Register 6 Fault Address Register 3 Domain Access ControlRegister 5 Fault Status Register 2 Translation Table BaseFunction Register 7 Cache Control OperationsRegister 8 TLB Operations OPC2Register 9 Read-Buffer Operations Registers 10 12 ReservedAccess process ID register 0b000 0b0000 Register 13 Process ID Virtual Address MappingCRm Register 14 Debug Support Breakpoints Dbcr Bit ActionRegister 15 Test, Clock, and Idle Control 0b010 0b0100 Wait for interrupt 0b1000Page Icache Operation Caches, Write Buffer, and Read BufferInstruction Cache Icache Icache ValidityEnabling the Icache Icache Enable/Disable and ResetData Caches Dcaches Disabling the IcacheCacheable Reads C = Cacheable Bit CBufferable Bit B Noncacheable Reads C =Dcaches Enable/Disable and Reset Software Dcache FlushDoubly Mapped Space Write Buffer WB Bufferable BitWrite Buffer Operation Writes to a Bufferable and Noncacheable Location B=1,C=0 Read Buffer RBEnabling the Write Buffer Unbufferable Writes B=0Caches, Write Buffer, and Read Buffer Page Data Aborts MMU Faults and CPU AbortsMemory-Management Unit MMU MMU RegistersBuffered Writes Interaction of the MMU, Icache, Dcache, and Write BufferCacheable Reads Linefetches Valid MMU, Dcache, and Write Buffer CombinationsTo disable the MMU Mini Data CachePage RTC ClocksSA-1100 Crystal Oscillators ARMCore Clock Configurations Core Clock Configuration RegisterRestrictions on Changing the Core Clock Configuration CCF40 Core Clock Frequency in MHz MHz Crystal OscillatorDriving SA-1100 Crystal Pins from an External Source Clocking During Test System Control Module General-Purpose I/OGpio Register Definitions Gpio Pin Edge DetectGpio Pin-Level Register Gplr Bit Name DescriptionBit Reset Gpio Pin Direction Register GpdrPS9 PS8 PS7 PS6 PS5 PS4 PS3 PS2 PS1 PS0 Bit Name Description Gpio Rising-Edge Detect Register Grer Bit Name Description Gpio Falling-Edge Detect Register Grer31..28 Reserved Gpio Edge Detect Status Register Gedr Gpio Alternate Function Register Gafr Pin Alternate Function Direction Unit Signal Description Gpio Alternate FunctionsGpio Register Locations Address Name DescriptionInterrupt Bits Interrupt ControllerInterrupt Controller Register Definitions InterruptInterrupt Controller Pending Register Icpr Bit Position Unit Source ModuleBit Field Description IP9 IP8 IP7 IP6 IP5 IP4 IP3 IP2 IP1 IP0 IMn Interrupt mask n where n = 0 through Interrupt Controller Mask Register IcmrInterrupt Controller Level Register Iclr Bit NameInterrupt Controller Control Register Iccr Disable idle maskIdle mode. This bit is cleared during all resets DIMReal-Time Clock Interrupt Controller Register LocationsRTC Counter Register Rcnr ALE RTC Alarm Register RtarRTC Status Register Rtsr HZETrim Procedure RTC Trim Register RttrOscillator Frequency Calibration Rttr Value Calculations Trim Example #1 Measured Value Has No Fractional ComponentOperating System Timer Real-Time Clock Register LocationsOS Timer Watchdog Match Enable Register Ower OS Timer Count Register OscrOS Timer Match Registers 0-3 OSMR0, OSMR1, OSMR2, OSMR3 WMEOS Timer Status Register Ossr OS Timer Interrupt Enable Register Oier Watchdog TimerInterrupt enable channel OS Timer Register Locations OS Timer Register LocationsIdle Mode Power ManagerRun Mode Entering Idle ModeCPU Preparation for Sleep Mode Sleep ModeExiting Idle Mode Events Causing Entry into Sleep ModeDuring Sleep Mode Sleep Shutdown SequenceSleep Wake-Up Sequence Booting After Sleep Mode Assumed Behavior of an SA-1100 System in Sleep Mode Reviving the DRAMs from Self-Refresh ModeHardware Reset RUNIdle Sleep Pin Operation in Sleep Mode Pin State During StepPin Name Type Power Manager Registers Power Manager Control Register PmcrPower Manager General Configuration Register Pcfr OpdePower Manager PLL Configuration Register Ppcr Power Manager Wake-Up Enable Register Pwer WEnPower Manager Sleep Status Register Pssr BFSVFS Peripheral control hold Bit is cleared. This bit is cleared on hardware resetDram control hold 31..5 ReservedPower Manager Scratch Pad Register Pspr Power Manager Gpio Sleep State Register PgsrPower Manager Register Locations Power Manager Oscillator Status Register PosrPower Manager Register Locations Reset Controller Hardware resetSoftware reset Reset Controller RegistersReset Controller Software Reset Register Rsrr SWRReset Controller Register Locations Reset Controller Status Register RcsrReset Controller Register Locations Page Intel Memory and Pcmcia Control ModuleOverview of Operation SA-1100 Memory Controller InterfaceMemory and Pcmcia Control Module 10-2Example Memory Configuration Example Memory SystemWrites Types of Memory AccessesReads Transaction SummarySA-1100 Transactions Read-Lock-WriteAborts and Nonexistent Memory Bus OperationMemory Configuration Registers Physical Address Symbol Register NameMemory Interface Control Registers Dram Configuration Register Mdcnfg CDB2Mem clock frequency /4 31..17 DRI140 Dram refresh intervalCycle Will not be interruptedDram CAS Waveform Shift Registers MDCAS0, MDCAS1, MDCAS2 Static Memory Control Registers MSC1-0 ROM or the first access of a burst ROMFor Flash and SRAM, this determines the read access time One memory clock cycle is added to this value12..8 RDNx40 ROM delay next access Accesses of a burst ROMFor Flash and SRAM, this determines the write pulse width Expansion Memory Pcmcia Configuration Register Mecr Bclksel BSxx Bit EncodingBclk Speeds for 160-MHz Processor Core Frequency Bclk Cycle Time-nsDram Memory Size Options Dynamic Interface OperationDram Overview Dram Row/Column Address MultiplexingDram Timing Addr Mdcnfgtrp = 4 MDCNFGCDB2 =Dram Burst-of-Eight Transactions Dram Refresh Dram Self-Refresh in Sleep ModeStatic Memory Interface 10-18ROM Timing Diagrams and Parameters ROM Interface OverviewInput Data Latch A255A42 10-20Eight Beat Burst Read from Burst-of-Four ROM SA-1100 Developer’s ManualSram Timing Diagrams and Parameters Sram Write Timing Diagram 4-Beat BurstSram Interface Overview Flash Eprom Interface Overview Flash Eprom Timing Diagrams and Parameters 10-24Dram Access Followed by a Refresh Operation Static Access Followed by a Dram AccessDram Access Followed by a Static Access General Memory BUS TimingPcmcia Overview 10-2610.6.1 32-Bit Data Bus Operation AddressExternal Logic for Pcmcia Implementation 10-2812. Pcmcia External Logic for a Two-Socket Configuration 13. Pcmcia External Logic for a One-Socket Configuration 10-30Pcmcia Interface Timing Diagrams and Parameters 14. Pcmcia Voltage-Control Logic15. Pcmcia Memory or I/O 16-Bit Access 10-3216. Pcmcia I/O 16-Bit Access to 8-Bit Device Flow of Events After Reset or Exiting Sleep Mode Initialization of the Memory Interface10-34 Alternate Memory Bus Master Mode Page Peripheral Control Module Read/Write InterfaceMemory Organization Peripheral Register Width DMA Burst SizeLCD Controller 0h B010 Serial Port Peripheral Units’ Base AddressesPeripheral Serial Protocol Base Address ICP HsspInterrupt InterruptsPeripheral Units’ Interrupt Numbers PeripheralPeripheral Pins Dedicated Peripheral PinsPeripheral Gpio Pin Function Use of the Gpio Pins for Alternate Functions Peripheral Unit Gpio Pin AssignmentDMA Controller DMA Register DefinitionsDMA Device Address Register DDARn D31 D0 1 0 from memory Controller From Half-word wideDevice From To Half-word wide To From Byte-wide Valid Settings for the DDARn Register Ddar Fields Unit Name Function Address DA318 DS3011-10 DMA Control/Status Register DCSRn DMA Buffer a Start Address Register DBSAn DMA Buffer a Transfer Count Register DBTAnDMA Buffer B Transfer Count Register DBTBn DMA OperationDMA Buffer B Start Address Register DBSBn TCB120 Transfer count buffer BPhysical Address Register Name Symbol DMA Register ListDBSB3 DBSA3DBTA3 DBTB3LCD Controller 11-16Lpclk Frame Buffer LCD Controller OperationDMA to Memory Interface 11-18PBS To palette 13..12Pixel bit size Frame to paletteEncoded Pixel Data70 Bit Unused Red Data30 Green Data30 Blue Data30Encoded Pixel Data150 FrameBufferSize = 32 + 16 + è 11-22Input Fifo Lookup PaletteColor/Gray-Scale Intensities and Modulation Rates Color/Gray-Scale DitheringOutput Fifo Dither Value Intensity Modulation RateLCD Controller Pins LCD Controller Register DefinitionsColor/Monochrome Select CMS LCD Enable LENLCD Controller Control Register Single-/Dual-Panel Select SDSSingle Passive Screen Portion Pins LCD Controller Data Pin UtilizationDual Panel Active Panel LCD Data-Pin Pixel Ordering 11-28Error Interrupt Mask ERM LCD Disable Done Interrupt Mask LDMBase Address Update Interrupt Mask BAM Passive/Active Display Select PAS11-30 Double-Pixel Data DPD Pin Mode Palette DMA Request Delay PDD11.7.3.8 Big/Little Endian Select BLE SDS LENCMS LDMDPD PASBLE PDDEnd-of-Line Pixel Clock Wait Count ELW Pixels Per Line PPLHorizontal Sync Pulse Width HSW 11-34HSW Beginning-of-Line Pixel Clock Wait Count BLWPPL ELWLines Per Panel LPP Vertical Sync Pulse Width VSW11-36 End-of-Frame Line Clock Wait Count EFW Beginning-of-Frame Line Clock Wait Count BFWEFW LPPVSW BFWPixel Clock Divider PCD AC Bias Pin Frequency ACBHorizontal Sync Polarity HSP AC Bias Pin Transitions Per Interrupt APIVertical Sync Polarity VSP Pixel Clock Polarity PCPOutput Enable Polarity OEP Address 0h B010PCP LCD Controller DMA RegistersHSP OEPDBAR1 DMA Channel 1 Base Address Register31..0 DMA channel 1 base address pointerDMA channel 1 current address pointer DMA Channel 1 Current Address RegisterDCAR1 Equal to the calculated end address of the bufferDCAR2 DMA Channel 2 Base and Current Address RegistersDBAR2 DMA channel 2 current address pointerBus Error Status BER read/write, maskable interrupt LCD Disable Done Flag LDD read/write, maskable interruptBase Address Update Flag BAU read-only, maskable interrupt LCD Controller Status RegisterAC Bias Count Status ABC read/write, nonmaskable interrupt LDD BAUIOL BERABC IULLCD Controller Register Locations LCD Controller Control, DMA, and Status Register LocationsLCD Controller Pin Timing Diagrams LDDx0Lfclk Llclk Lpclk LDDx011-52 12. Passive Mode Pixel Clock and Data Pin Timing DPD =13. Active Mode Timing 11-5414. Active Mode Pixel Clock and Data Pin Timing Serial Port 0 USB Device Controller USB Operation11-56 Bus State UDC+/UDC- Pin Levels Signalling Levels10. USB Bus States PortBit Encoding Bit Value Digital Data Nrzi Data11-58 Endpoint Field Value UDC Endpoint Selected Field Formats11. Endpoint Field Addressing EndpointCRC5 Packet FormatsPID CRC16OUT Transaction FormatsAction Packets from UDC to host are boldfaceAction Token Packet Data Packet Setup DATA0UDC Device Requests 11-62UDC Register Definitions 12. Host Device Request SummaryRequest Name UDC Control Register Address 0h 8000 Reset Interrupt Mask REMSuspend/Resume Interrupt Mask SRM UdccrUdcar UDC Address RegisterUDC OUT Max Packet Register UdcompUDC in Max Packet Register Address 0h 8000 000CUdcimp UDC Endpoint 0 Control/Status Register SSE FST SST IPR OPR Serviced Setup End SSEUDCCS0 SSEUDC Endpoint 1 Control/Status Register Receive Fifo Service RFSReceive Packet Error RPE Receive Packet Complete RPCRNE FST SST RPE RPC RFS Bits 7..6 ReservedUDCCS1 RNEUDC Endpoint 2 Control/Status Register Transmit Fifo Service TFSTransmit Packet Error TPE Transmit Packet Complete TPCUDCCS2 FST SST TUR TPE TPC TFSUDCD0 UDC Endpoint 0 Data RegisterUDC Endpoint 0 Write Count Register DataTop/bottom of transmit/receive Fifo data UDC Data RegisterUddr Read Bottom of receive Fifo dataUDC Status/Interrupt Register Rstir Resir Susir TIR RIR EIR Reset Interrupt Request RstirUdcsr RstirSerial Port 1 SDLC/UART UDC Register Locations13. UDC Control, Data, and Status Register Locations Sdlc Operation Control Field Frame FormatAddress Field CRC-CCITTData Field CRC FieldBaud Rate Generation Receive Operation 11-82Transmit Operation Simultaneous Use of the Uart and SdlcTransmit and Receive FIFOs CPU and DMA Register Access SizesSdlc Register Definitions 11-84SDLC/UART Select SUS Loopback Mode LBMSdlc Control Register Single/Double Flag Select SDFSample Clock Direction SCD Sample Clock Enable SCEBit Modulation Select BMS 11-86Address 0h 8002 Receive Clock Edge Select RCETransmit Clock Edge Select TCE SDCR0Abort After Frame AAF TCEReceive Fifo Interrupt Enable RIE Transmit Enable TXEReceive Enable RXE Transmit Fifo Interrupt Enable TIETransmit Fifo Underrun Select TUS Address Match Enable AMEReceiver Abort Interrupt EnableRAE 11-90RAE TUS AME TIE RIE RXE TXE AAF SDCR1Read/Write RAEAddress Match Value AMV SDCR2AMV Address 0h 8002 006C Sdlc Control Registers 3Baud Rate Divisor BRD SDCR3Sdlc Data Register 11-94ROR CRE EOF Address 0h 0078Sddr RORReceiver Abort Status RAB read/write, maskable interrupt Sdlc Status RegisterTransmit Underrun Status TUR read/write, maskable interrupt 11-96SA-1100 Developer’s Manual 11-97 SDSR0 RFS TFS RAB TUR EIFReceive Fifo Not Empty Flag RNE read-only, noninterruptible Receiver Synchronized Flag RSY read-only, noninterruptibleTransmitter Busy Flag TBY read-only, noninterruptible Transmit Fifo Not Full Flag TNF read-only, noninterruptibleCRC Error Status CRE read-only, noninterruptible Receiver Overrun Status ROR read-only, noninterruptible11-100 RSY SDSR1ROR CRE EOF RTD TNF RNE TBYUart Register Locations 14. Uart Control, Data, and Status Register LocationsSerial Port 2 Infrared Communications Port ICP Sdlc Register Locations15. Sdlc Control, Data, and Status Register Locations Uart Frame Format Low-Speed ICP OperationHP-SIR*Modulation 11-104High-Speed ICP Operation 11.10.2.1 4PPM ModulationChip Timeslots Data = Hssp Frame Format SA-1100 Developer’s Manual 11-107 11-108 SA-1100 Developer’s Manual 11-109 11-110 Uart Register Definition HP-SIR Enable HSELow-Power Mode LPM Uart Control RegisterIrDA Transmission Rate ITR Hssp Register DefinitionsHssp Control Register LPMSA-1100 Developer’s Manual 11-113 11-114 Address 0h 8004 HSCR0AME TIM RIM RXE TXE TUS LBM ITR HSCR1 Search for the next preamble11-116 Transmit Pin Polarity Select TXP Receive Pin Polarity Select RXPRXP TXP 0h 9006HSCR2 RXPHssp Data Register Last Fifo entry is transferred to the ROR bit Address 0h 8004 006CHsdr HSSR1Hssp Status Register Receiver Abort Status RAB read/write, nonmaskable interrupt11-122 FRE RFS TFS RAB TUR EIF Framing Error Status FRE read/write, nonmaskable interruptHSSR0 FREEnd-of-Frame Flag EOF read-only, noninterruptible 11-124SA-1100 Developer’s Manual 11-125 HSSR1 ROR CRE EOF TNF RNE TBY RSYHssp Register Locations 16. Uart Control, Data, and Status Register Locations17. Hssp Control, Data, and Status Register Locations LSB MSB Serial Port 3 UartUart Operation 11-12830. NRZ Bit Encoding Example 0100 11-130 Parity Enable PE Uart Register Definitions11.11.3.2 Odd/Even Parity Select OES Stop Bit Select SBS Data Size Select DSS11-132 UTCR0 TCE RCE SCE DSS SBS OESUTCR1 Bit Reset BRD70Uart Control Registers 1 UTCR2Receiver Enable RXE Transmitter Enable TXEBreak BRK UTCR3 LBM TIE RIE BRK TXE RXEUart Data Register Utdr ROR FRE PREUart Status Register Error in Fifo Flag EIF read-only, nonmaskable interrupt Receiver Idle Status RID read/write, maskable interrupt11-140 Address 0h 8005 001C UTSR0EIF REB RBB RID RFS TFS Parity Error Flag PRE read-only, noninterruptible 11-142Framing Error Flag FRE read-only, noninterruptible Receiver Overrun Flag ROR read-only, noninterruptibleUTSR1 Read-OnlyROR FRE PRE TNF RNE TBY Serial Port 4 MCP / SSP MCP Operation 11-14631. MCP Frame Data Format Audio and Telecom Sample Rates and Data Transfer 11-148MCP Transmit and Receive Fifo Operation Codec Control Register Data Transfer Bit Audio Data Telecom Data11-150 External Clock Operation Alternate SSP Pin AssignmentAudio Sample Rate Divisor ASD MCP Register DefinitionsMCP Control Register 11-152Telecom Sample Rate Divisor TSD External Clock Select ECS Multimedia Communications Port Enable MCE11.12.3.5 A/D Sampling Mode ADM 11-154Audio Transmit Fifo Interrupt Enable ATE Telecom Transmit Fifo Interrupt Enable TTETelecom Receive Fifo Interrupt Enable TRE Audio Receive Fifo Interrupt Enable areAudio sample rate divisor External Clock Prescaler ECPASD TSDADM MCEECS TTEMCP Data Registers Clock Frequency Select CFSCFS Reserved for future enhancements MCP Data RegisterAddress 0h 8006 MCP Data Register 0 MCDR0 Read/Write 15..4Address 0h 8006 000C MCP Data Register 1 MCDR1 Read/Write SA-1100 Developer’s Manual 11-161 15..0 Codec Reg Address R/W Reset BitAddress 0h 8006 MCP Data Register 2 MCDR2 Read/Write Register read Read/write Read Returns a zeroMCP Status Register 11-164 SA-1100 Developer’s Manual 11-165 Codec Write Completed Flag CWC read-only, noninterruptible Audio Codec Enabled Flag ACE read-only, noninterruptibleTelecom Codec Enabled Flag TCE read-only, noninterruptible Codec Read Completed Flag CRC read-only, noninterruptibleTTS ATSARS TRSANF TTUTRO ANESSP Operation 35. Texas Instruments* Synchronous Serial Frame Format 11-17036. Motorola* SPI Frame Format 37. National Microwire* Frame Format 11-172SSP Transmit and Receive FIFOs Bit Bit DataSSP Register Definitions SSP Control Register11-174 Synchronous Serial Port Enable SSE Frame Format FRFSerial Clock Rate SCR FRFSCR Serial Clock Polarity SPO LSB Serial Clock Phase SPHSclk SPO=0 Sclk SPO=1 Sfrm TXD4 RXD4 11-178SPO SSP Data Register Address 0h 8007 006CJustifies data and zero fills unused bits 11-180 SSP Status Register SSP Busy Flag BSY read-only, noninterruptibleBSY 19. MCP Control, Data, and Status Register Locations MCP Register LocationsSSP Register Locations 20. SSP Control, Data, and Status Register LocationsPeripheral Pin Controller PPC PPC Operation11-184 PPC Register Definitions PPC Pin Direction RegisterSclk PPC Pin State Register Address 0h 9006 Ppsr PPC Pin StateRegister Read/WriteLCD line clock pin state LCD pixel clock pin stateRead Current state of LCD pixel clock pin returned Read Current state of LCD line clock pin returnedSSP Pin Reassignment SPR PPC Pin Assignment RegisterUart Pin Reassignment UPR UPRPPC Sleep Mode Pin Direction Register 11-190LCD line clock sleep mode pin direction LCD pixel clock sleep mode pin directionLCD pixel clock pin configured as input during sleep LCD line clock pin configured as input during sleepPPC Pin Flag Register PPC Register Locations 21. PPC Control and Flag Register LocationsPage Absolute Maximum Ratings Symbol Parameter Min Max UnitsDC Parameters SA-1100 DC Maximum RatingsSA-1100 DC Operating Conditions Symbol Parameter Min Nom Max UnitsDC Operating Conditions × VddxVDD Power Supply Voltages and CurrentsParameter SA-1100 Units VddxPage AC Parameters Test ConditionsSA-1100 Output Derating Memory Bus Memory Bus Out Memory Bus and Pcmcia Signal TimingsModule Considerations 13-2LCD Controller Signals MCP SignalsLLDD70 fall SA-1100 AC Timing Table for AA and BA Parts Pin Name Symbol Parameter Min Max UnitTiming Parameters SfrmcAsynchronous Signal Timing Descriptions Page Package and Pinout Mechanical Data and Packaging InformationSA-1100 Pinout 208-Pin Quad Flat Pack 14-2Mini-Ball Grid Array mBGA SA-1100 256 Mini-Ball Grid Array Mechanical DrawingSA-1100 Pinout 256-Pin Mini-Ball Grid Array 14-4Debug Support Instruction BreakpointData Breakpoint Page Test Access Port TAP Controller State Transitions Boundary-Scan Test InterfaceInstruction Register ResetPull-Up Resistors Public InstructionsExtest SAMPLE/PRELOADClamp Bypass HighzIdcode 16-4Test Data Registers Bypass Register16.6.2 SA-1100 Device Identification ID Code Register 16.6.3 SA-1100 Boundary-Scan BS Register16-6 Tbsis Tbsih Boundary-Scan Interface SignalsTbscl Tbsch Tbsoh Tbsod Data Tbsss Tbssh Data Out Tbsdh TbsddTbsr TbsoeData Out Tbsde Tbsrs TbsrhSymbol Parameter Minimum Typical Maximum Units SA-1100 Boundary-Scan Interface TimingPage Register Summary Tucr B000 0048 Write ones to clear 004C Read only 0050 B000 0044DMA control/status register 2 write ones to set B000 0054Ucdomp 8003 Reserved 8003 001C Sdlc Registers Serial Port 80028031 8004 007C 0h 8004 Ffff ReservedUart Registers Serial Port 8005 8007 0078 0h 8007 Ffff Reserved PPC Registers 90069006 0034 0h 9006 Ffff Reserved MHz Oscillator Specifications B SpecificationsSystem Specifications MHz Oscillator Specifications Specification Minimum Typical Maximum UnitQuartz Crystal Specification SpecificationTypical Maximum Unit Page Current Consumption KHz Oscillator Specifications CTemperature Range Startup TimeParasitic Resistance Between Txtal and Textal Frequency Shift Due to Temperature Effect on the CircuitParasitic Capacitance Off-chip Between Txtal and Textal Parasitic Resistance Between Txtal or Textal and VSSCorresponding to specified range of Rm are supplied Other providers supply a Quality Factor, Q, instead of RmTherefore, the values for Q Following tableKHz Oscillator Specifications Internal Test Test Unit Control Register TucrPMD TSEL2-0 TSEL2 TSEL1 TSEL0Page Support, Products, and Documentation