Toshiba H1 Series, TLCS-900, TMP92CZ26AXBG manual

TMP92CZ26A
92CZ26A-321
(3) Serial clock generation circuit
This circuit generates the basic clock for transmitting and receiving data.
• In I/O Interface Mode
In SCLK Output Mode with the setting SC0CR<IOC> = 0, the basic clock is
generated by dividing the output of the baud rate generator by 2, as described
previously.
In SCLK Input Mode with the setting S C0CR<IOC> = 1, the rising edge or falling edge
will be detected according to the setting of the SC0CR<SCLKS> register to generate
the basic clock.
• In UART Mode
The SC0MOD0 <SC1:0> setting determines whether the baud rate generator clock,
the internal clock fIO, the match detect signal fr om timer TMRA0 or the ext ernal clock
(SCLK0) is used to gen erate the basic clock SIOCLK.
(4) Receivin g counter
The receiving counter is a 4-bit binar y counter used in UART Mode, which counts up
the pulses of the SIOCLK clock. It takes 16 SIOCLK pulses to receive 1 bit of data;
each data bit is sample d thre e times - on the 7th, 8th and 9th cl ock cycles.
The value of the data bit is determined from these three samples using the majority
rule.
For example, if the data bit is sampled respectively as 1, 0 and 1 on 7th, 8th and 9th
clock cycles, the received data bit is taken to be 1. A data bit sampled as 0, 0 and 1 is
taken to be 0.
(5) Receiving c o ntrol
• In I/O Interface Mode
In SCLK Output Mode with the setting SC0CR<IOC> = 0, the RXD0 signal is
sampled on the rising or falling edge of the shift clock which is output on the SCLK0
pin, according to the SC0 CR<SCLKS> setting.
In SCLK Input Mode with the setting SC0CR<IOC> = 1, the RXD0 signal is sampled
on the rising or falling edge of the SCLK0 input, according to the SC0CR<SCLKS>
setting
• In UART Mode
The receiving control bloc k has a circuit, which detects a start bit using the majorit y
rule. Received bits are sampled three times; when two or more out of three samples
are 0, the bit is recognized as the star t bit and the receiving operation commences.
The values of the data bits that are received are also determined using the majority
rule.