LSI Specification | MB86617A |
8.9. Physical register #0A, 0B, 0C (read/write)
Physical Register#0A, 0B, 0C are the registers that indicate bias detect condition of IEEE1394 installed in this node and performs setting of enable/disable of IEEE1394 port.
phy/ |
| Bit | Bit | Bit | Bit | Bit | Bit | Bit | Bit | Bit | Bit | Bit | Bit | Bit | Bit | Bit | Bit | |
link- | R/W | |||||||||||||||||
15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |||
addr |
| |||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
| R |
|
|
|
|
|
|
|
|
|
|
|
|
|
| Disabl | ||
12 h |
| - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| ||
|
| |||||||||||||||||
| W |
|
|
|
|
|
|
|
|
|
|
|
|
|
| - | ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
| R |
|
|
|
|
|
|
|
|
|
|
|
|
|
| Disabl | ||
14h |
| - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| ||
W | - | |||||||||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
| R |
|
|
|
|
|
|
|
|
|
|
|
|
|
| Disabl | ||
16h |
| - | - | - | - | - | - | - | - | - | - | - | - | - | - |
| ||
|
| |||||||||||||||||
| W |
|
|
|
|
|
|
|
|
|
|
|
|
|
| - | ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Initial Value | ‘0’ | ‘0’ | ‘0’ | ‘0’ | ‘0’ | ‘0’ | ‘0’ | ‘0’ | ‘0’ | ‘0’ | ‘0’ | ‘0’ | ‘0’ | ‘0’ | ‘0’ | ‘0’ | ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
<Description of Each Bit
BIT | Bit Name | Action | Value | Function | |
|
|
|
|
| |
|
| Read | - | Always indicates’0’. | |
15 - 2 | reserved |
|
|
| |
Write | - | Always write in ‘0’. | |||
|
| ||||
|
|
|
|
| |
|
|
| 0 | Indicates that bias voltage is not detected at 1394 port n. | |
1 | Read |
|
| ||
1 | Indicates that bias voltage is detected at 1394 port n. | ||||
| |||||
|
|
|
|
| |
|
| Write | - | Always indicates ‘0’. | |
|
|
|
|
| |
|
| Read/ | 0 | Enables 1394 port n. | |
0 |
|
| |||
Write |
|
| |||
|
| 1 | Disable 1394 port n. | ||
|
|
| |||
|
|
|
|
|
Rev.1.0 | 91 | Fujitsu VLSI |