Manuals / Compaq / Computer Equipment / Network Card

Compaq EV68A 12describes the Ibox status register fields, Ibox Status Register Fields Description

Models: EV68A

1 356

Download 356 pages 47.63 Kb

Page 161

Ibox IPRs

Figure 5–23 Ibox Status Register

63	41 40 39 38 37		34 33 32	30 29 28 27		0

Reserved

MIS

TRP

LS0

TRAP TYPE[3:0]

ICM

OVR[2:0]

PAR

LAM

Reserved

LK99-0031A

Table 5–12describes the Ibox status register fields.

Table 5–12 Ibox Status Register Fields Description

Name	Extent	Type	Description

Reserved	[63:41]	RO	Reserved for COMPAQ.
MIS	[40]	RO	ProfileMe Mispredict Trap.
			If the I_STAT[TRP] bit is set, this bit indicates that the profiled instruc-
			tion caused a mispredict trap. JSR/JMP/RET/COR or HW_JSR/
			HW_JMP/HW_RET/HW_COR mispredicts do not set this bit but can be
			recognized by the presence of one of these instructions at the PMPC loca-
			tion with the I_STAT[TRP] bit set. This identification is exact in all cases
			except error condition traps. Hardware corrected Icache parity or Dcache
			ECC errors, and machine check traps can occur on any instruction in the
			pipeline.
TRP	[39]	RO	ProfileMe Trap.
			This bit indicates that the profiled instruction caused a trap. The trap type
			field, PMPC register, and instruction at the PMPC location are needed to
			distinguish all trap types.
LS0	[38]	RO	ProfileMe Load-Store Order Trap.
			If the profiled instruction caused a replay trap, this bit indicates that the
			precise trap cause was an Mbox load-store order replay trap.
			If clear, this bit indicates that the replay trap was any one of the follow-

ing:

Mbox load-load order Mbox load queue full Mbox store queue full

Mbox wrong size trap (such as, STL → LDQ)

Mbox Bcache alias (2 physical addresses map to same Bcache line) Mbox Dcache alias (2 physical addresses map to same Dcache line) Icache parity error

Dcache ECC error

21264/EV68A Hardware Reference Manual

Internal Processor Registers 5–19

Image 161

Compaq EV68A 12describes the Ibox status register fields, Ibox Status Register Fields Description, Mis, Trp, LS0

Contents

Compaq Computer Corporation Shrewsbury, Massachusetts Revision/Update Information21264/EV68A Hardware Reference Manual Table of Contents Cache and External Interfaces Hardware InterfaceInternal Processor Registers Privileged Architecture Library Code Mffpcr Mtfpcr Initialization and ConfigurationTestability and Diagnostics Error Detection and Error HandlingElectrical Data Thermal Management21264/EV68A Boundary-Scan Register Alpha Instruction SetGlossary Index 21264/EV68A-to-Bcache Pin InterfaceFigures 10-2 Type 2 Heat Sink Tables Xiv VDD Idcpower Page Audience ContentPreface Documentation Included by Reference Abbreviations Terminology and ConventionsFor example W1S W1CAddresses Aligned and UnalignedData Units Signal NamesDo Not Care ExternalUndefined Do not care. a capital X represents any valid value Page Introduction IntroductionArchitecture Addressing ArchitectureInteger Data Types Floating-Point Data Types21264/EV68A Microprocessor Features 21264/EV68A Microprocessor Features21264/EV68A Microprocessor Features Internal Architecture Internal Architecture21264/EV68A Microarchitecture Virtual Program Counter Logic Instruction Fetch, Issue, and Retire Unit21264/EV68A Microarchitecture Branch Predictor 21264/EV68A Block DiagramGlobal Predictor Local PredictorInstruction-Stream Translation Buffer Choice PredictorRegister Rename Maps Integer Issue QueueInstruction Fetch Logic Hwret Floating-Point Issue QueueRetire Logic Integer Execution UnitException and Interrupt Logic Integer Execution Unit-Clusters 0 PERR, MINxxx, MAXxxx, UNPKxx, PKxx10Internal Architecture Floating-Point Execution Unit21264/EV68A contains two onchip primary-level caches External Cache and System Interface UnitOnchip Caches 12Internal Architecture Memory Reference UnitData Cache Pipeline Organization Pipeline OrganizationSrom Interface Miss address file MAF Dstream translation buffer DTB14Internal Architecture Stage 0 Instruction FetchStage 1 Instruction Slot Stage 2 Map Stage 3 IssueInstruction Issue Rules Instruction Issue RulesPipeline Aborts Ebox and Fbox pipelines begin executionInstruction Name, Pipeline, and Types Instruction Group DefinitionsFTOIS, Ftoit Ebox SlottingITOFS, ITOFF, Itoft Instruction Group Definitions and Pipeline UnitU U L E L U E E L L E U Instruction Class Latency in Cycles Instruction LatenciesHwmfpr 20Internal ArchitectureMinimum Retire Latencies for Instruction Classes Instruction Retire RulesInstruction Retire Rules Retire of Operate Instructions into R31/F31 Retire of Operate Instructions into R31/F31Floating-Point Divide/Square Root Early Retire BSR/JSRLoad Instructions to R31 and F31 Load Instructions to R31 and F31Prefetch with Modify Intent LDS Instruction Instructions Retired Without ExecutionSpecial Cases of Alpha Instruction Execution Special Cases of Alpha Instruction ExecutionPrefetch, Evict Next LDQ and Hwldq Instructions Load Hit Speculation10 Pipeline Timing for Floating-Point Load Instructions 26Internal Architecture Floating-Point Store InstructionsCmov Instruction Memory and I/O Address Space Instructions Memory and I/O Address Space InstructionsMemory Address Space Load Instructions 2 I/O Address Space Load Instructions28Internal Architecture Memory Address Space Store InstructionsRules for I/O Address Space Load Instruction Data Merging Rules for I/O Address Space Store Instruction Data Merging 4 I/O Address Space Store InstructionsMAF Memory Address Space Merging Rules MAF Memory Address Space Merging RulesInstruction Ordering Mbox Order Traps Replay TrapsReplay Traps Write Buffer and the WMB Instruction 12 I/O Write Buffer and the WMB InstructionOther Mbox Replay Traps Memory Barrier MB/WMB/TB Fill FlowWMB Instruction Processing MB Instruction Processing12 TB Fill Flow Example Sequence TB Fill Flow13 TB Fill Flow Example Sequence 34Internal ArchitectureFloating-Point Control Register Performance Measurement Support-Performance CountersPerformance Measurement Support-Performance Counters Floating-point control register Fpcr is shown in Figure36Internal Architecture Floating-Point Control Register14 Floating-Point Control Register Fields Amask and Implver Instruction Values Amask and Implver Instruction ValuesDesign Examples Design ExamplesAmask Implver12 Typical Uniprocessor Configuration Page Hardware Interface 21264/EV68A Microprocessor Logic SymbolHardware Interface 21264/EV68A Microprocessor Logic Symbol 21264/EV68A Microprocessor Logic Symbol21264/EV68A Signal Names and Functions 21264/EV68A Signal Names and FunctionsSignal Pin Types Definitions 21264/EV68A Signal DescriptionsDcokh Pllvdd TestStatH 21264/EV68A Signal Descriptions by FunctionSysVref Domain SysAddInL140 Pin Assignments Pin List Sorted by Signal NamePin Assignments AC1 Pllvdd 10Hardware InterfaceAA5 12Hardware Interface Pin List Sorted by PGA LocationSysDataL28 14Hardware Interface BcDataH70 SysDataL5 16Hardware Interface Ground and Power VSS and VDD Pin ListMechanical Specifications Mechanical Specifications18Hardware Interface 21264/EV68A Packaging21264/EV68A Packaging 21264/EV68A Bottom View Pin Up Page Cache and External Interfaces Cache and External InterfacesIntroduction to the External Interfaces Introduction to the External Interfaces 21264/EV68A System and Bcache Interfaces System InterfacePhysical Address Considerations Commands and AddressesPhysical Address Considerations Second-Level Cache Bcache InterfaceMB/WMB ECB I/OPhysical Address Considerations Bcache Structure Bcache Interface SignalsBcache Structure System Duplicate Tag StoresCache Coherency Victim Data BufferVictim Data Buffer Cache Coherency BasicsCache Block States Cache Coherency2lists the cache block states supported by the 21264/EV68A 21264/EV68A-Supported Cache Block StatesSystem Responses to 21264/EV68A Commands Mands. -4lists these commandsCache Block State Transitions Cache Block State TransitionsSystem Responses to 21264/EV68A Commands and Reactions Using SysDc Commands12Cache and External Interfaces Dcache States and Duplicate Tags 14Cache and External Interfaces Lock MechanismLock Mechanism Liveness and Fairness In-Order Processing of LDxL/STxC InstructionsInternal Eviction of LDxL Blocks 16Cache and External Interfaces System PortSystem Port System Port Pins System Port PinsProgramming Values for System Interface Clocks Programming the System Interface ClocksProgram Values for Data-Sample/Drive CSRs 18Cache and External InterfacesForwarded Clocks and Frame Clock Ratio 3 21264/EV68A-to-System CommandsBank Interleave on Cache Block Boundary Mode 11 Page Hit Mode of Operation Hit Mode12 21264/EV68A-to-System Command Fields Definitions 12describes the field definitions for Tables 4-10and14describes the 21264/EV68A-to-system commands 4 21264/EV68A-to-System Commands Descriptions14 21264/EV68A-to-System Commands Descriptions 13 Maximum Physical Address for Short Bus Format22Cache and External Interfaces 15 Programming INVALTODIRTYENABLE10 16 Programming SETDIRTYENABLE20 ProbeResponse Commands Command40 =17 21264/EV68A ProbeResponse Command 24Cache and External Interfaces18 ProbeResponse Fields Descriptions SysAck and 21264/EV68A-to-System Commands Flow Control18describes the ProbeResponse command fields Probe Commands Four Cycles System-to-21264/EV68A Commands19 System-to-21264/EV68A Probe Commands RVB RPB21 lists the data movement selected by Probe43 20 System-to-21264/EV68A Probe Commands Fields Descriptions22lists the next cache block state selected by Probe20 21 Data Movement Selection by Probe4328Cache and External Interfaces Data Transfer Commands Two Cycles23 Data Transfer Command Format 24 SysDc40 Field Description 24describes the SysDc40 field30Cache and External Interfaces Data Movement In and Out of the 21264/EV68A8.1 21264/EV68A Clock Basics Fast Data Mode 32Cache and External Interfaces 25 Sysclk Cycles Between SysAddOut and SysDataFast Data Disable Mode 26shows four example configurations and shows their use26 Cbox CSR SYSDCDELAY40 Examples SysDataInValidL and SysDataOutValidL 27 Four Timing ExamplesSysDataInValidL 34Cache and External InterfacesSysFillValidL SysDataOutValidL36Cache and External Interfaces Data Wrapping28 Data Wrapping Rules 30 Wrap Interleave Order 30defines the interleaved scheme for the wrap order29 System Wrap and Deliver Data 31defines the wrap order for double-pumped data trans fers Nonexistent Memory Processing31 Wrap Order for Double-Pumped Data Transfers 38Cache and External Interfaces21264/EV68A Command NXM Address System/21264/EV68A Response 40Cache and External Interfaces 10.1 21264/EV68A Commands and System ProbesOrdering of System Port Transactions System Port Bcache Port Bcache Port35 Range of Maximum Bcache Clock Ratios Bcache Port Pins36 Bcache Port Pins 44Cache and External Interfaces Bcache ClockingSetting the Period of the Cache Clock 37 BCCPUCLKDELAY10 Values38 BCCLKDELAY10 Values 46Cache and External Interfaces 39 Program Values to Set the Cache Clock Period Single-DataBcache Data Read and Tag Read Transactions Bcache Transactions41 Data-Sample/Drive Cbox CSRs 48Cache and External Interfaces Bcache Data Write TransactionsWhen the ratio is odd, bcfrm is twice the ratio When the ratio is even, bcfrm is equal to the ratioFor example, in single-data mode Dual-data mode, bcfrm is twice the ratioRelationship Between Write-to-Read Bcwrrdbubbles and wrrd Pin DescriptionsRelationship Between Read-to-Write Bcrdwrbubbles and rdwr 50Cache and External Interfaces43 Programming the Bcache Control Pins Bcache Control Pins44 lists the combination of control pin assertion for BcAddH23446 Control Pin Assertion for Ramtype C 45 Control Pin Assertion for Ramtype B47 Control Pin Assertion for Ramtype D 52Cache and External InterfacesBcDataInClkH and BcTagInClkH Bcache BankingDisabling the Bcache for Debugging 54Cache and External Interfaces InterruptsInterrupts Internal Processor Registers Internal Processor RegistersMbox IPRs Ebox IPRs Ebox IPRsCycle Counter Register CC Cycle Counter Control Register CcctlVirtual Address Control Register Vactl Virtual Address Register VA2describes the Ccctl register fields Cycle Counter Control Register Fields Description3describes the virtual address control register fields Virtual Address Format Register VaformVirtual Address Control Register Fields Description VAFORM32Ibox IPRs Ibox IPRsITB Tag Array Write Register Itbtag ITB PTE Array Write Register ItbpteITB Invalidate Single Register Itbis ITB Invalidate All Process ASM=0 Register ItbiapITB Invalidate All Register Itbia Exception Address Register Excaddr ProfileMe PC Register Pmpc4describes the ProfileMe PC register fields ProfileMe PC Fields DescriptionInstruction Virtual Address Format Register Ivaform Interrupt Enable and Current Processor Mode Register Iercm10Internal Processor Registers Software Interrupt Request Register SirrIercm Register Fields Description Software Interrupt Request Register Fields Description Interrupt Summary Register Isum6describes the software interrupt request register fields 7describes the interrupt summary register fields Hardware Interrupt Clear Register HwintclrInterrupt Summary Register Fields Description 12Internal Processor Registers8describes the hardware interrupt clear register fields Exception Summary Register ExcsumHardware Interrupt Clear Register Fields Description Mchkd W1C14Internal Processor Registers 9describes the exception summary register fieldsException Summary Register Fields Description Ibox Control Register Ictl PAL Base Register Palbase10describes the PAL base register fields 10 PAL Base Register Fields Description16Internal Processor Registers 11describes the Ibox control register fields11 Ibox Control Register Fields Description STWAIT64K SingleissuehPCT1EN PCT0EN18Internal Processor Registers Ibox Status Register IstatSpce 12 Ibox Status Register Fields Description 12describes the Ibox status register fieldsMIS TRP20Internal Processor Registers Icache Flush Register Icflush Sleep Mode Register SleepIcache Flush ASM Register Icflushasm Clear Virtual-to-Physical Map Register Clrmap22Internal Processor Registers 14describes the process context register fields14 Process Context Register Fields Description 15 Performance Counter Control Register Fields Description Performance Counter Control Register Pctrctl15describes the performance counter control register fields Pmstalled PctxppcePmkilledbm SL0Mbox IPRs Mbox IPRsDTB Tag Array Write Registers 0 and 1 DTBTAG0, DTBTAG1 16 Performance Counter Control Register Input Select Fields17 DTB Alternate Processor Mode Register Fields Description DTB Alternate Processor Mode Register DtbaltmodeDTB PTE Array Write Registers 0 and 1 DTBPTE0, DTBPTE1 17describes the Dtbaltmode register fieldsDstream TB Invalidate All Register Dtbia Dstream TB Invalidate All Process ASM=0 Register DtbiapDstream TB Invalidate Single Registers 0 and 1 DTBIS0,1 ALTMODE10Memory Management Status Register Mmstat Dstream TB Address Space Number Registers 0 and 1 DTBASN0,118describes the memory management status register fields 18 Memory Management Status Register Fields DescriptionACV Mbox Control Register MctlFor Dcache Control Register Dcctl Erences to superpages result in access violations19describes the Mbox control register fields 19 Mbox Control Register Fields Description20 Dcache Control Register Fields Description Dcache Status Register Dcstat20describes the Dcache control register fields Cbox CSRs and IPRs Cbox CSRs and IPRs21describes the Dcache status register fields 21 Dcache Status Register Fields DescriptionCbox Shift Register Cshft Cbox Data Register CdataCbox Writeonce Chain Description 22 describes the Cbox data register fields34Internal Processor Registers 24 Cbox Writeonce Chain OrderMboxbcprbstall BCLATDATAPATTERN031 BCLATTAGPATTERN023 BCWRRDBUBBLES0336Internal Processor Registers SYSCLKDELAY10 38Internal Processor Registers Cbox Writemany Chain Description25 Cbox Writemany Chain Order 40Internal Processor Registers 26 Cbox Read IPR Fields Description Cbox Read Register IPR Description0 1 1 Istreammemerr 0 1 1 DstreammemerrPrivileged Architecture Library Code Privileged Architecture Library CodePALcode Description PALmode Environment PALmode EnvironmentOpcodes Reserved for PALcode Required PALcode Function CodesRequired PALcode Function Codes Hwld InstructionHwst Instruction Opcodes Reserved for PALcode3describes the Hwld instruction fields Hwld Instruction Fields DescriptionsHwst Instruction Fields Descriptions Hwret Instruction4describes the Hwst instruction fields 5describes the Hwret instruction fields Hwmfpr and Hwmtpr InstructionsHwret Instruction Fields Descriptions HintInternal Processor Register Access Mechanisms Internal Processor Register Access Mechanisms6describes the Hwmfpr and Hwmtpr instructions fields Hwmfpr and Hwmtpr Instructions Fields DescriptionsHardware Structure of Explicitly Written IPRs IPR Scoreboard BitsPaired Instruction Fetch Order IPR Access OrderingHardware Structure of Implicitly Written IPRs 10Privileged Architecture Library Code PALshadow Registers PALshadow RegistersPALcode Emulation of the Fpcr PALcode Entry Points PALcode Entry PointsPALcode Exception Entry Locations PALcode Exception Entry PointsTranslation Buffer TB Fill Flows Translation Buffer TB Fill FlowsDTB Fill 14Privileged Architecture Library CodeWr PTE LD-PTE, write TB Wr DataTb miss 16Privileged Architecture Library Code ITB FillPerformance Counter Support Performance Counter SupportAggregate Mode Programming Guidelines General PrecautionsAggregate Mode Precautions IPRs Used for Performance Counter SupportOperation 10 Aggregate Mode Returned IPR ContentsPctrctl SL0 SL1This input counts Mbox replay traps ProfileMe Mode Programming Guidelines11shows the counter modes that are used with Aggregate mode 12 Cmov Decomposed 22Privileged Architecture Library Code 13 ProfileMe Mode Returned IPR ContentsInum retire delay cycles ProfileMe Counting Mode Description Cycle countingCounter Modes for ProfileMe Mode 14shows the counter modes that are used with ProfileMe mode14 ProfileMe Mode Pctrctl Input Select Fields 24Privileged Architecture Library CodePower-Up Reset Flow and the ResetL and Dcokh Pins Initialization and Configuration21264/EV68A Reset State Machine Major Operations Initialization and ConfigurationConstraints Power-Up Reset Flow and the ResetL and Dcokh PinsSignal Pin Reset State Power Sequencing and Reset State for Signal PinsPllvdd Clock Forwarding and System Clock Ratio ConfigurationPLL Pin Signal Names and Initialization StateBiST and Srom Load and the TestStatH Pin PLL Ramp UpEV68A Clock Forward Reset and System Interface InitializationPower-Up Flow Signals and Their Constraints Effect on IPRs After Fault Reset Fault Reset FlowFault Reset Flow Energy Star Certification and Sleep Mode Flow Energy Star Certification and Sleep Mode Flow10Initialization and Configuration Effect on IPRs After Transition Through Sleep ModeWarm Reset Flow Warm Reset FlowSignals and Constraints for the Sleep Mode Sequence Effect on IPRs After Warm Reset12Initialization and Configuration Initialization Mode ProcessingArray Initialization Array InitializationEvictenable BCWRTSTS30 Bcbankenable Initialization Mode Processing10 Internal Processor Registers at Power-Up Reset State Internal Processor Register Power-Up Reset State14Initialization and Configuration External Interface InitializationInternal Processor Register Power-Up Reset State Reset State Machine Ieee 1149.1 Test Port ResetIeee 1149.1 Test Port Reset 16Initialization and Configuration11 21264/EV68A Reset State Machine State Descriptions Reset State Machine18Initialization and Configuration Phase-Lock Loop PLL Functional Description Phase-Lock Loop PLL Functional DescriptionDifferential Reference Clocks PLL Output Clocks20Initialization and Configuration Power-Up/Reset ClockingError Detection and Error Handling Error Detection and Error Handling21264/EV68A Error Detection Mechanisms Icache Data or Tag Parity Error Data Error Correction CodeDcache Tag Parity Error Data Error Correction CodeLoad Instruction Dcache Data Single-Bit Correctable ECC ErrorDcache Data Single-Bit Correctable ECC Error Dcache Duplicate Tag Parity Error Dcache Store Second ErrorDcache Store Second Error Store Instruction Quadword or SmallerBcache Data Single-Bit Correctable ECC Error Bcache Tag Parity ErrorBcache Tag Parity Error Controlling Bcache Block Parity CalculationDcache Fill from Bcache Bcache Data Single-Bit Correctable ECC ErrorMemory/System Port Single-Bit Data Correctable ECC Error Memory/System Port Single-Bit Data Correctable ECC ErrorBcache Victim Read Icache Fill from MemoryDcache Fill from Memory Bcache Data Single-Bit Correctable ECC Error on a Probe Bcache Data Single-Bit Correctable ECC Error on a ProbeDouble-Bit Fill Errors Error Case Summary Error Case Summary3summarizes the various error cases and their ramifications Section D.36Cstatdstreammemerr Mchk CstatistreammemerrCRD Cstatprobebcerr Mchk CstatistreambcdblPage Electrical Data Electrical Characteristics1lists the maximum electrical ratings for the 21264/EV68A Maximum Electrical RatingsDC Characteristics DC CharacteristicsSignal Types IdcpowerInput DC Reference Pin Idcref VDD IdcpowerInput Differential Amplifier Receiver IDA Input Differential Amplifier Clock Receiver IdaclkPin Type Open-Drain Output Driver OOD Pin Type Open-Drain Driver for Test Pins OodtpIOZ Codtp12 Push-Pull Output Clock Driver Oppclk 11 Push-Pull Output Driver OPPAC Test Conditions AC CharacteristicsAC Characteristics TSU1 TDH2 13 AC SpecificationsDcokh AC Characteristics Page Operating Temperature at Heat Sink Center Tc Operating TemperatureThermal Management That causes thermal failure10-2Thermal Management Operating TemperatureΘca at Various Airflows for 21264/EV68A Heat Sink Specifications Heat Sink Specifications10-4Thermal Management Type 2 Heat SinkType 3 Heat Sink 10-6Thermal Management Thermal Design ConsiderationsThermal Design Considerations Test Pins Testability and DiagnosticsDedicated Test Port Pins Testability and DiagnosticsSROM/Serial Diagnostic Terminal Port SROM/Serial Diagnostic Terminal Port11-2Testability and Diagnostics Srom Load OperationIeee 1149.1 Instructions and Opcodes Ieee 1149.1 PortIeee 1149.1 Port TestStatH Pin 11-4Testability and DiagnosticsTestStatH Pin TAP Controller State MachinePower-Up Self-Test and Initialization Power-Up Self-Test and InitializationBuilt-in Self-Test Srom InitializationSerial Instruction Cache Load Operation 11-6Testability and DiagnosticsReferences See Appendix B for a listing of the Boundary-Scan RegisterIcache Bit Fields in an Srom Line Page Alpha Instruction Summary Alpha Instruction SetTable A-1 Instruction Format and Opcode Notation Alpha Instruction Set A-1Alpha Instruction Summary Pcd Trap to PALcode Mbr Branch to subroutineOpr 11.24 Cmove if = zero Opr 11.46 Cmove if ≥ zero17.010 Convert longword to quadword 15.0AF Convert Gfloating to quadword15.0BC Convert quadword to Ffloating 15.0BE Convert quadword to Gfloating17.02E Fcmove if ≤ zero 17.02F Fcmove if zero17.02C Fcmove if zero 17.02B Fcmove if ≠ zeroOpr 13.60 Multiply quadword with integer overflow enable Opr 13.40 Multiply longword with integer overflow enableOpr 1C.31 Pixel error Mem Load SfloatingMbr 1A.2 Return from subroutine Opr 1C.36 Pack words to bytes Mfc 18.E000 Read and clearMfc 18.C000 Read process cycle counter 18.F000 Read and set Opr 10.02 Scaled add longword byOpcodes Reserved for Compaq Reserved OpcodesReserved Opcodes Opcodes Reserved for PALcode Ieee Floating-Point InstructionsIeee Floating-Point Instructions 18B 10B 14B 08B 00B 04B02B 06B 12B 16BVAX Floating-Point Instructions VAX Floating-Point InstructionsIndependent Floating-Point Instructions Opcode Summary Opcode SummaryMem Res Mem Table A-9explains the symbols used in Table A-8Ieee floating-point instruction opcodes Floating-point operate instruction opcodes14Alpha Instruction Set Ieee Floating-Point ConformanceIeee Floating-Point Conformance Alpha Instruction Set A-15 Table A-11 Exceptional Input and Output Conditions16Alpha Instruction Set Alpha Instruction Set A-17 Cmpteq Cmptun InputCmptlt Cmptle Input Fbeq Fbne Fblt Fble Fbgt Fbge LDS LDT STS STT Cpys Cpysn Boundary-Scan Register 21264/EV68A Boundary-Scan RegisterPllvdd Boundary-Scan Register21264/EV68A Boundary-Scan Register B-3 421264/EV68A Boundary-Scan Register 21264/EV68A Boundary-Scan Register B-5 621264/EV68A Boundary-Scan Register 21264/EV68A Boundary-Scan Register B-7 821264/EV68A Boundary-Scan Register 21264/EV68A Boundary-Scan Register B-9 1021264/EV68A Boundary-Scan Register 21264/EV68A Boundary-Scan Register B-11 1221264/EV68A Boundary-Scan Register Serial Icache Load Predecode Values C-1 Serial Icache Load Predecode ValuesPage PALcode Restrictions and Guidelines D-1 PALcode Restrictions and Guidelines2PALcode Restrictions and Guidelines PALcode Restrictions and Guidelines D-3 4PALcode Restrictions and Guidelines Initwritemany PALcode Restrictions and Guidelines D-56PALcode Restrictions and Guidelines PALcode Restrictions and Guidelines D-7 8PALcode Restrictions and Guidelines PALcode Restrictions and Guidelines D-9 Restriction 7 Replay Trap, Interrupt Code Sequence, and STFRestriction 9 PALmode Istream Address Ranges Restriction 10 Duplicate IPR Mode BitsRestriction 9 PALmode Istream Address Ranges 10PALcode Restrictions and GuidelinesRestriction 11 Ibox IPR Update Synchronization Restriction 11 Ibox IPR Update SynchronizationRestriction 13 DTB Fill Flow Collision Restriction 14 HwretGuideline 16 JSR-BAD VA Guideline 20 Ictlsbe Stream Buffer EnableRestriction 21 HWRET/STALL After Hwmtpr ASN0/ASN1 Guideline 16 JSR-BAD VAPALcode Restrictions and Guidelines D-13 Restriction 22 HWRET/STALL After Hwmtpr IS0/IS1Restriction 22 HWRET/STALL After Hwmtpr IS0/IS1 Guideline 26 Conditional Branches in PALcode Restriction 25 Hwmtpr Itbia After ResetRestriction 24 HWRET/STALL After Hwmtpr ICFLUSH, Icflushasm 14PALcode Restrictions and GuidelinesPALcode Restrictions and Guidelines D-15 Guideline 29 JSR, JMP, RET, and Jsrcor in PALcodeRestriction 30 Hwmtpr and Hwmfpr to the Cbox CSR 16PALcode Restrictions and Guidelines Restriction 30 Hwmtpr and Hwmfpr to the Cbox CSRRestriction 32 Pctrctl Update Restriction 31 ICTLVA48 UpdateRestriction 31 ICTLVA48 Update PALcode Restrictions and Guidelines D-17Restriction 33 Hwld Physical/Lock Use Guideline 35 Hwintclr UpdateRestriction 36 Updating Ictlsde Restriction 37 Updating VACTLVA48PALcode Restrictions and Guidelines D-19 Restriction 40 Scrubbing a Single-Bit Error20PALcode Restrictions and Guidelines Restriction 40 Scrubbing a Single-Bit ErrorPALcode Restrictions and Guidelines D-21 Restriction 42 Updating VACTL, CCCTL, or CC IPRsRestriction 43 No Trappable Instructions Along with 22PALcode Restrictions and Guidelines Restriction 47 Cache Eviction for Single-Bit Cache ErrorsPALcode Restrictions and Guidelines D-23 Restriction 47 Cache Eviction for Single-Bit Cache Errors24PALcode Restrictions and Guidelines Table E-1 Bcache Forwarding Clock Pin Groupings 21264/EV68A-to-Bcache Pin InterfaceForwarding Clock Pin Groupings Late-Write Non-Bursting SSRAMs Late-Write Non-Bursting SSRAMsData Pin Usage Tag Pin UsageTable E-4 Dual-Data Rate Ssram Data Pin Usage Dual-Data Rate SSRAMsDual-Data Rate SSRAMs 421264/EV68A-to-Bcache Pin Interface TrstlTable E-5 Dual-Data Rate Ssram Tag Pin Usage 21264/EV68A-to-Bcache Pin Interface E-5 Page Glossary BIU BSR Cisc CPI CmosCPU CSRDram DMADTB DTLFET FepromFEU FpgaIDU GclkIpga IowbITB JfetMBO MAFMBZ MipsNaturally Aligned MSINmos NvramPGA PALPLA PlccProm PqfpRAM RASROM RiscRTL SAMSimm SdramSIP SippTTL StramUart UnalignedUvprom UnpredictableVAF VDFWriteblock WARNumerics IndexIndex-2 Index-3 Index-4 ECC Index-6 Index-7 Index-8 Index-9 Index-10 Index-11 Index-12