Manuals / Compaq / Computer Equipment / Network Card

Compaq EV68A Sysclk Cycles Between SysAddOut and SysData, 32Cache and External Interfaces

Models: EV68A

1 356

Download 356 pages 47.63 Kb

Page 120

System Port

Table 4–25 SYSCLK Cycles Between SysAddOut and SysData

		GCLK/INT_FWD_CLK (Data Rate Ratio)

System framing clock ratio	1.5X	2.0X	2.5X	3.0X	3.5X	4.0X	5.0X	6.0X	7.0X	8.0X
1	4	3	2	2	2	2	1	1	1	1
2	2	2	1	1	1	1	1	1	1	1
4	1	1	1	1	1	1	1	1	1	1

Figure 4–5show a simple example of a fast transfer. The data rate ratio is 1.5X with a 4:1 SYSCLK to INT_FWD_CLK ratio.

Figure 4–5 Fast Transfer Timing Example

SysAddOut_L[14:0] Probe Response

SysData_L[63:0]

D0

D1

D2

D3

D4

D5

D6

SYSCLK

SysAddOutClk_L

INT_FWD_CLK

GCLK

FM05822B.AI4

In fast data mode, movement of data into the 21264/EV68A requires turning around the SysData bus that is being actively driven by the 21264/EV68A. Given a SysDc fill command (ReadDataError, ReadData, ReadDataShared, ReadDataShared/Dirty, Read- DataDirty), the 21264/EV68A responds as follows:

1.Three GCLK cycles after perceiving the SysDc fill command, the 21264/EV68A turns off its drivers, interrupting any ongoing fast data write transactions.

2.The 21264/EV68A drivers stay off until the last piece of fill data is received, or a new SysDc write command overrides the current SysDc fill command. It is the responsibility of the external system to schedule SysDc fill or write commands so that there is no conflict on the SysData bus.

3.The 21264/EV68A samples fill data in the GCLK clock domain, 10 + SYSDC_DELAY GCLK cycles after perceiving the SysDc fill command. The Cbox CSR SYSDC_DELAY[4:0] provides GCLK granularity for precisely placing fills into the processor pipeline discussed in Section 2.2.

4–32Cache and External Interfaces

21264/EV68A Hardware Reference Manual

Image 120

Compaq EV68A specifications Sysclk Cycles Between SysAddOut and SysData, 32Cache and External Interfaces

Contents

Revision/Update Information Compaq Computer Corporation Shrewsbury, Massachusetts21264/EV68A Hardware Reference Manual Table of Contents Hardware Interface Cache and External InterfacesInternal Processor Registers Privileged Architecture Library Code Initialization and Configuration Mffpcr MtfpcrError Detection and Error Handling Testability and DiagnosticsElectrical Data Thermal ManagementAlpha Instruction Set 21264/EV68A Boundary-Scan Register21264/EV68A-to-Bcache Pin Interface Glossary IndexFigures 10-2 Type 2 Heat Sink Tables Xiv VDD Idcpower Page Content PrefaceAudience Documentation Included by Reference Terminology and Conventions For exampleAbbreviations W1C W1SAddresses Aligned and UnalignedSignal Names Data UnitsDo Not Care ExternalUndefined Do not care. a capital X represents any valid value Page Introduction ArchitectureIntroduction Architecture AddressingInteger Data Types Floating-Point Data Types21264/EV68A Microprocessor Features 21264/EV68A Microprocessor Features21264/EV68A Microprocessor Features Internal Architecture 21264/EV68A MicroarchitectureInternal Architecture Instruction Fetch, Issue, and Retire Unit 21264/EV68A MicroarchitectureVirtual Program Counter Logic 21264/EV68A Block Diagram Branch PredictorLocal Predictor Global PredictorChoice Predictor Instruction-Stream Translation BufferInteger Issue Queue Instruction Fetch LogicRegister Rename Maps Floating-Point Issue Queue HwretInteger Execution Unit Exception and Interrupt LogicRetire Logic PERR, MINxxx, MAXxxx, UNPKxx, PKxx Integer Execution Unit-Clusters 0Floating-Point Execution Unit 10Internal ArchitectureExternal Cache and System Interface Unit Onchip Caches21264/EV68A contains two onchip primary-level caches Memory Reference Unit Data Cache12Internal Architecture Pipeline Organization Pipeline OrganizationSrom Interface Miss address file MAF Dstream translation buffer DTBStage 0 Instruction Fetch Stage 1 Instruction Slot14Internal Architecture Stage 3 Issue Stage 2 MapInstruction Issue Rules Instruction Issue RulesPipeline Aborts Ebox and Fbox pipelines begin executionInstruction Group Definitions Instruction Name, Pipeline, and TypesEbox Slotting FTOIS, FtoitITOFS, ITOFF, Itoft Instruction Group Definitions and Pipeline UnitU U L E L U E E L L E U Instruction Latencies Instruction Class Latency in CyclesHwmfpr 20Internal ArchitectureInstruction Retire Rules Instruction Retire RulesMinimum Retire Latencies for Instruction Classes Retire of Operate Instructions into R31/F31 Retire of Operate Instructions into R31/F31Floating-Point Divide/Square Root Early Retire BSR/JSRLoad Instructions to R31 and F31 Load Instructions to R31 and F31Prefetch with Modify Intent LDS Instruction Instructions Retired Without ExecutionSpecial Cases of Alpha Instruction Execution Special Cases of Alpha Instruction ExecutionPrefetch, Evict Next LDQ and Hwldq Instructions Load Hit Speculation10 Pipeline Timing for Floating-Point Load Instructions Floating-Point Store Instructions Cmov Instruction26Internal Architecture Memory and I/O Address Space Instructions Memory and I/O Address Space InstructionsMemory Address Space Load Instructions 2 I/O Address Space Load InstructionsMemory Address Space Store Instructions Rules for I/O Address Space Load Instruction Data Merging28Internal Architecture 4 I/O Address Space Store Instructions Rules for I/O Address Space Store Instruction Data MergingMAF Memory Address Space Merging Rules Instruction OrderingMAF Memory Address Space Merging Rules Replay Traps Replay TrapsMbox Order Traps 12 I/O Write Buffer and the WMB Instruction Write Buffer and the WMB InstructionOther Mbox Replay Traps Memory Barrier MB/WMB/TB Fill FlowMB Instruction Processing WMB Instruction ProcessingTB Fill Flow 12 TB Fill Flow Example Sequence13 TB Fill Flow Example Sequence 34Internal ArchitecturePerformance Measurement Support-Performance Counters Floating-Point Control RegisterPerformance Measurement Support-Performance Counters Floating-point control register Fpcr is shown in FigureFloating-Point Control Register 14 Floating-Point Control Register Fields36Internal Architecture Amask and Implver Instruction Values Amask and Implver Instruction ValuesDesign Examples Design ExamplesAmask Implver12 Typical Uniprocessor Configuration Page 21264/EV68A Microprocessor Logic Symbol Hardware InterfaceHardware Interface 21264/EV68A Microprocessor Logic Symbol 21264/EV68A Microprocessor Logic Symbol21264/EV68A Signal Names and Functions 21264/EV68A Signal Names and FunctionsSignal Pin Types Definitions 21264/EV68A Signal DescriptionsDcokh Pllvdd 21264/EV68A Signal Descriptions by Function TestStatHSysVref Domain SysAddInL140 Pin List Sorted by Signal Name Pin AssignmentsPin Assignments AC1 10Hardware Interface PllvddAA5 Pin List Sorted by PGA Location 12Hardware InterfaceSysDataL28 14Hardware Interface BcDataH70 SysDataL5 Ground and Power VSS and VDD Pin List 16Hardware InterfaceMechanical Specifications Mechanical Specifications21264/EV68A Packaging 21264/EV68A Packaging18Hardware Interface 21264/EV68A Bottom View Pin Up Page Cache and External Interfaces Introduction to the External InterfacesCache and External Interfaces Introduction to the External Interfaces System Interface 21264/EV68A System and Bcache InterfacesCommands and Addresses Physical Address ConsiderationsPhysical Address Considerations Second-Level Cache Bcache InterfaceECB I/O MB/WMBPhysical Address Considerations Bcache Interface Signals Bcache StructureBcache Structure System Duplicate Tag StoresVictim Data Buffer Cache CoherencyVictim Data Buffer Cache Coherency BasicsCache Coherency Cache Block States2lists the cache block states supported by the 21264/EV68A 21264/EV68A-Supported Cache Block StatesMands. -4lists these commands System Responses to 21264/EV68A CommandsCache Block State Transitions Cache Block State TransitionsUsing SysDc Commands System Responses to 21264/EV68A Commands and Reactions12Cache and External Interfaces Dcache States and Duplicate Tags Lock Mechanism Lock Mechanism14Cache and External Interfaces In-Order Processing of LDxL/STxC Instructions Internal Eviction of LDxL BlocksLiveness and Fairness System Port System Port16Cache and External Interfaces System Port Pins System Port PinsProgramming the System Interface Clocks Programming Values for System Interface ClocksProgram Values for Data-Sample/Drive CSRs 18Cache and External Interfaces3 21264/EV68A-to-System Commands Bank Interleave on Cache Block Boundary ModeForwarded Clocks and Frame Clock Ratio Hit Mode 11 Page Hit Mode of Operation12 21264/EV68A-to-System Command Fields Definitions 12describes the field definitions for Tables 4-10and4 21264/EV68A-to-System Commands Descriptions 14describes the 21264/EV68A-to-system commands14 21264/EV68A-to-System Commands Descriptions 13 Maximum Physical Address for Short Bus Format22Cache and External Interfaces 15 Programming INVALTODIRTYENABLE10 ProbeResponse Commands Command40 = 16 Programming SETDIRTYENABLE2017 21264/EV68A ProbeResponse Command 24Cache and External InterfacesSysAck and 21264/EV68A-to-System Commands Flow Control 18describes the ProbeResponse command fields18 ProbeResponse Fields Descriptions System-to-21264/EV68A Commands Probe Commands Four Cycles19 System-to-21264/EV68A Probe Commands RVB RPB20 System-to-21264/EV68A Probe Commands Fields Descriptions 21 lists the data movement selected by Probe4322lists the next cache block state selected by Probe20 21 Data Movement Selection by Probe43Data Transfer Commands Two Cycles 23 Data Transfer Command Format28Cache and External Interfaces 24describes the SysDc40 field 24 SysDc40 Field DescriptionData Movement In and Out of the 21264/EV68A 8.1 21264/EV68A Clock Basics30Cache and External Interfaces Fast Data Mode 25 Sysclk Cycles Between SysAddOut and SysData 32Cache and External Interfaces26shows four example configurations and shows their use 26 Cbox CSR SYSDCDELAY40 ExamplesFast Data Disable Mode 27 Four Timing Examples SysDataInValidL and SysDataOutValidLSysDataInValidL 34Cache and External InterfacesSysDataOutValidL SysFillValidLData Wrapping 28 Data Wrapping Rules36Cache and External Interfaces 30defines the interleaved scheme for the wrap order 29 System Wrap and Deliver Data30 Wrap Interleave Order Nonexistent Memory Processing 31defines the wrap order for double-pumped data trans fers31 Wrap Order for Double-Pumped Data Transfers 38Cache and External Interfaces21264/EV68A Command NXM Address System/21264/EV68A Response 10.1 21264/EV68A Commands and System Probes Ordering of System Port Transactions40Cache and External Interfaces System Port Bcache Port Bcache PortBcache Port Pins 36 Bcache Port Pins35 Range of Maximum Bcache Clock Ratios Bcache Clocking 44Cache and External Interfaces37 BCCPUCLKDELAY10 Values 38 BCCLKDELAY10 ValuesSetting the Period of the Cache Clock 39 Program Values to Set the Cache Clock Period Single-Data 46Cache and External InterfacesBcache Transactions 41 Data-Sample/Drive Cbox CSRsBcache Data Read and Tag Read Transactions Bcache Data Write Transactions 48Cache and External InterfacesWhen the ratio is even, bcfrm is equal to the ratio When the ratio is odd, bcfrm is twice the ratioFor example, in single-data mode Dual-data mode, bcfrm is twice the ratioPin Descriptions Relationship Between Write-to-Read Bcwrrdbubbles and wrrdRelationship Between Read-to-Write Bcrdwrbubbles and rdwr 50Cache and External InterfacesBcache Control Pins 43 Programming the Bcache Control Pins44 lists the combination of control pin assertion for BcAddH23445 Control Pin Assertion for Ramtype B 46 Control Pin Assertion for Ramtype C47 Control Pin Assertion for Ramtype D 52Cache and External InterfacesBcache Banking Disabling the Bcache for DebuggingBcDataInClkH and BcTagInClkH Interrupts Interrupts54Cache and External Interfaces Internal Processor Registers Internal Processor RegistersMbox IPRs Ebox IPRs Ebox IPRsCycle Counter Register CC Cycle Counter Control Register CcctlVirtual Address Register VA Virtual Address Control Register Vactl2describes the Ccctl register fields Cycle Counter Control Register Fields DescriptionVirtual Address Format Register Vaform 3describes the virtual address control register fieldsVirtual Address Control Register Fields Description VAFORM32Ibox IPRs Ibox IPRsITB Tag Array Write Register Itbtag ITB PTE Array Write Register ItbpteITB Invalidate All Process ASM=0 Register Itbiap ITB Invalidate All Register ItbiaITB Invalidate Single Register Itbis ProfileMe PC Register Pmpc Exception Address Register Excaddr4describes the ProfileMe PC register fields ProfileMe PC Fields DescriptionInterrupt Enable and Current Processor Mode Register Iercm Instruction Virtual Address Format Register IvaformSoftware Interrupt Request Register Sirr Iercm Register Fields Description10Internal Processor Registers Interrupt Summary Register Isum 6describes the software interrupt request register fieldsSoftware Interrupt Request Register Fields Description Hardware Interrupt Clear Register Hwintclr 7describes the interrupt summary register fieldsInterrupt Summary Register Fields Description 12Internal Processor RegistersException Summary Register Excsum 8describes the hardware interrupt clear register fieldsHardware Interrupt Clear Register Fields Description Mchkd W1C9describes the exception summary register fields Exception Summary Register Fields Description14Internal Processor Registers PAL Base Register Palbase Ibox Control Register Ictl10describes the PAL base register fields 10 PAL Base Register Fields Description11describes the Ibox control register fields 11 Ibox Control Register Fields Description16Internal Processor Registers Singleissueh STWAIT64KPCT1EN PCT0ENIbox Status Register Istat Spce18Internal Processor Registers 12describes the Ibox status register fields 12 Ibox Status Register Fields DescriptionMIS TRP20Internal Processor Registers Sleep Mode Register Sleep Icache Flush Register IcflushIcache Flush ASM Register Icflushasm Clear Virtual-to-Physical Map Register Clrmap14describes the process context register fields 14 Process Context Register Fields Description22Internal Processor Registers Performance Counter Control Register Pctrctl 15describes the performance counter control register fields15 Performance Counter Control Register Fields Description Pctxppce PmstalledPmkilledbm SL0Mbox IPRs Mbox IPRsDTB Tag Array Write Registers 0 and 1 DTBTAG0, DTBTAG1 16 Performance Counter Control Register Input Select FieldsDTB Alternate Processor Mode Register Dtbaltmode 17 DTB Alternate Processor Mode Register Fields DescriptionDTB PTE Array Write Registers 0 and 1 DTBPTE0, DTBPTE1 17describes the Dtbaltmode register fieldsDstream TB Invalidate All Process ASM=0 Register Dtbiap Dstream TB Invalidate All Register DtbiaDstream TB Invalidate Single Registers 0 and 1 DTBIS0,1 ALTMODE10Dstream TB Address Space Number Registers 0 and 1 DTBASN0,1 Memory Management Status Register Mmstat18describes the memory management status register fields 18 Memory Management Status Register Fields DescriptionMbox Control Register Mctl ForACV Erences to superpages result in access violations Dcache Control Register Dcctl19describes the Mbox control register fields 19 Mbox Control Register Fields DescriptionDcache Status Register Dcstat 20describes the Dcache control register fields20 Dcache Control Register Fields Description Cbox CSRs and IPRs Cbox CSRs and IPRs21describes the Dcache status register fields 21 Dcache Status Register Fields DescriptionCbox Data Register Cdata Cbox Shift Register CshftCbox Writeonce Chain Description 22 describes the Cbox data register fields24 Cbox Writeonce Chain Order 34Internal Processor RegistersBCWRRDBUBBLES03 Mboxbcprbstall BCLATDATAPATTERN031 BCLATTAGPATTERN02336Internal Processor Registers SYSCLKDELAY10 Cbox Writemany Chain Description 38Internal Processor Registers25 Cbox Writemany Chain Order 40Internal Processor Registers Cbox Read Register IPR Description 26 Cbox Read IPR Fields Description0 1 1 Dstreammemerr 0 1 1 IstreammemerrPrivileged Architecture Library Code PALcode DescriptionPrivileged Architecture Library Code PALmode Environment PALmode EnvironmentRequired PALcode Function Codes Opcodes Reserved for PALcodeRequired PALcode Function Codes Hwld InstructionOpcodes Reserved for PALcode Hwst Instruction3describes the Hwld instruction fields Hwld Instruction Fields DescriptionsHwret Instruction 4describes the Hwst instruction fieldsHwst Instruction Fields Descriptions Hwmfpr and Hwmtpr Instructions 5describes the Hwret instruction fieldsHwret Instruction Fields Descriptions HintInternal Processor Register Access Mechanisms Internal Processor Register Access Mechanisms6describes the Hwmfpr and Hwmtpr instructions fields Hwmfpr and Hwmtpr Instructions Fields DescriptionsIPR Scoreboard Bits Hardware Structure of Explicitly Written IPRsIPR Access Ordering Hardware Structure of Implicitly Written IPRsPaired Instruction Fetch Order 10Privileged Architecture Library Code PALshadow Registers PALcode Emulation of the FpcrPALshadow Registers PALcode Entry Points PALcode Entry PointsPALcode Exception Entry Points PALcode Exception Entry LocationsTranslation Buffer TB Fill Flows Translation Buffer TB Fill FlowsDTB Fill 14Privileged Architecture Library CodeWr Data Tb missWr PTE LD-PTE, write TB ITB Fill 16Privileged Architecture Library CodePerformance Counter Support Performance Counter SupportGeneral Precautions Aggregate Mode Programming GuidelinesAggregate Mode Precautions IPRs Used for Performance Counter Support10 Aggregate Mode Returned IPR Contents OperationPctrctl SL0 SL1ProfileMe Mode Programming Guidelines 11shows the counter modes that are used with Aggregate modeThis input counts Mbox replay traps 12 Cmov Decomposed 13 ProfileMe Mode Returned IPR Contents 22Privileged Architecture Library CodeProfileMe Counting Mode Description Cycle counting Inum retire delay cycles14shows the counter modes that are used with ProfileMe mode Counter Modes for ProfileMe Mode14 ProfileMe Mode Pctrctl Input Select Fields 24Privileged Architecture Library CodeInitialization and Configuration Power-Up Reset Flow and the ResetL and Dcokh Pins21264/EV68A Reset State Machine Major Operations Initialization and ConfigurationPower-Up Reset Flow and the ResetL and Dcokh Pins ConstraintsPower Sequencing and Reset State for Signal Pins Signal Pin Reset StateClock Forwarding and System Clock Ratio Configuration PllvddPin Signal Names and Initialization State PLLPLL Ramp Up BiST and Srom Load and the TestStatH PinClock Forward Reset and System Interface Initialization Power-Up Flow Signals and Their ConstraintsEV68A Fault Reset Flow Fault Reset FlowEffect on IPRs After Fault Reset Energy Star Certification and Sleep Mode Flow Energy Star Certification and Sleep Mode FlowEffect on IPRs After Transition Through Sleep Mode 10Initialization and ConfigurationWarm Reset Flow Warm Reset FlowSignals and Constraints for the Sleep Mode Sequence Effect on IPRs After Warm ResetInitialization Mode Processing 12Initialization and ConfigurationArray Initialization Array InitializationInitialization Mode Processing Evictenable BCWRTSTS30 BcbankenableInternal Processor Register Power-Up Reset State 10 Internal Processor Registers at Power-Up Reset State14Initialization and Configuration External Interface InitializationInternal Processor Register Power-Up Reset State Ieee 1149.1 Test Port Reset Reset State MachineIeee 1149.1 Test Port Reset 16Initialization and ConfigurationReset State Machine 11 21264/EV68A Reset State Machine State Descriptions18Initialization and Configuration Phase-Lock Loop PLL Functional Description Phase-Lock Loop PLL Functional DescriptionDifferential Reference Clocks PLL Output ClocksPower-Up/Reset Clocking 20Initialization and ConfigurationError Detection and Error Handling 21264/EV68A Error Detection MechanismsError Detection and Error Handling Data Error Correction Code Icache Data or Tag Parity ErrorDcache Tag Parity Error Data Error Correction CodeDcache Data Single-Bit Correctable ECC Error Dcache Data Single-Bit Correctable ECC ErrorLoad Instruction Dcache Store Second Error Dcache Duplicate Tag Parity ErrorDcache Store Second Error Store Instruction Quadword or SmallerBcache Tag Parity Error Bcache Data Single-Bit Correctable ECC ErrorBcache Tag Parity Error Controlling Bcache Block Parity CalculationBcache Data Single-Bit Correctable ECC Error Dcache Fill from BcacheMemory/System Port Single-Bit Data Correctable ECC Error Memory/System Port Single-Bit Data Correctable ECC ErrorBcache Victim Read Icache Fill from MemoryDcache Fill from Memory Bcache Data Single-Bit Correctable ECC Error on a Probe Double-Bit Fill ErrorsBcache Data Single-Bit Correctable ECC Error on a Probe Error Case Summary Error Case Summary3summarizes the various error cases and their ramifications Section D.36Mchk Cstatistreammemerr CstatdstreammemerrCRD Cstatprobebcerr Mchk CstatistreambcdblPage Electrical Characteristics Electrical Data1lists the maximum electrical ratings for the 21264/EV68A Maximum Electrical RatingsDC Characteristics DC CharacteristicsSignal Types IdcpowerVDD Idcpower Input DC Reference Pin IdcrefInput Differential Amplifier Receiver IDA Input Differential Amplifier Clock Receiver IdaclkPin Type Open-Drain Driver for Test Pins Oodtp Pin Type Open-Drain Output Driver OODIOZ Codtp11 Push-Pull Output Driver OPP 12 Push-Pull Output Clock Driver OppclkAC Characteristics AC CharacteristicsAC Test Conditions 13 AC Specifications TSU1 TDH2Dcokh AC Characteristics Page Operating Temperature Operating Temperature at Heat Sink Center TcThermal Management That causes thermal failureOperating Temperature Θca at Various Airflows for 21264/EV68A10-2Thermal Management Heat Sink Specifications Heat Sink SpecificationsType 2 Heat Sink 10-4Thermal ManagementType 3 Heat Sink Thermal Design Considerations Thermal Design Considerations10-6Thermal Management Testability and Diagnostics Test PinsDedicated Test Port Pins Testability and DiagnosticsSROM/Serial Diagnostic Terminal Port SROM/Serial Diagnostic Terminal Port11-2Testability and Diagnostics Srom Load OperationIeee 1149.1 Port Ieee 1149.1 PortIeee 1149.1 Instructions and Opcodes 11-4Testability and Diagnostics TestStatH PinTestStatH Pin TAP Controller State MachinePower-Up Self-Test and Initialization Power-Up Self-Test and InitializationBuilt-in Self-Test Srom Initialization11-6Testability and Diagnostics Serial Instruction Cache Load OperationSee Appendix B for a listing of the Boundary-Scan Register Icache Bit Fields in an Srom LineReferences Page Alpha Instruction Set Alpha Instruction SummaryTable A-1 Instruction Format and Opcode Notation Alpha Instruction Set A-1Alpha Instruction Summary Mbr Branch to subroutine Pcd Trap to PALcodeOpr 11.24 Cmove if = zero Opr 11.46 Cmove if ≥ zero15.0AF Convert Gfloating to quadword 17.010 Convert longword to quadword15.0BC Convert quadword to Ffloating 15.0BE Convert quadword to Gfloating17.02F Fcmove if zero 17.02E Fcmove if ≤ zero17.02C Fcmove if zero 17.02B Fcmove if ≠ zeroOpr 13.40 Multiply longword with integer overflow enable Opr 13.60 Multiply quadword with integer overflow enableOpr 1C.31 Pixel error Mem Load SfloatingOpr 1C.36 Pack words to bytes Mfc 18.E000 Read and clear Mbr 1A.2 Return from subroutineMfc 18.C000 Read process cycle counter 18.F000 Read and set Opr 10.02 Scaled add longword byReserved Opcodes Reserved OpcodesOpcodes Reserved for Compaq Ieee Floating-Point Instructions Ieee Floating-Point InstructionsOpcodes Reserved for PALcode 08B 00B 04B 18B 10B 14B02B 06B 12B 16BVAX Floating-Point Instructions Independent Floating-Point InstructionsVAX Floating-Point Instructions Opcode Summary Opcode SummaryMem Table A-9explains the symbols used in Table A-8 Mem ResIeee floating-point instruction opcodes Floating-point operate instruction opcodesIeee Floating-Point Conformance Ieee Floating-Point Conformance14Alpha Instruction Set Table A-11 Exceptional Input and Output Conditions Alpha Instruction Set A-1516Alpha Instruction Set Cmpteq Cmptun Input Cmptlt Cmptle InputAlpha Instruction Set A-17 Fbeq Fbne Fblt Fble Fbgt Fbge LDS LDT STS STT Cpys Cpysn 21264/EV68A Boundary-Scan Register Boundary-Scan RegisterBoundary-Scan Register Pllvdd21264/EV68A Boundary-Scan Register B-3 421264/EV68A Boundary-Scan Register 21264/EV68A Boundary-Scan Register B-5 621264/EV68A Boundary-Scan Register 21264/EV68A Boundary-Scan Register B-7 821264/EV68A Boundary-Scan Register 21264/EV68A Boundary-Scan Register B-9 1021264/EV68A Boundary-Scan Register 21264/EV68A Boundary-Scan Register B-11 1221264/EV68A Boundary-Scan Register Serial Icache Load Predecode Values Serial Icache Load Predecode Values C-1Page PALcode Restrictions and Guidelines PALcode Restrictions and Guidelines D-12PALcode Restrictions and Guidelines PALcode Restrictions and Guidelines D-3 4PALcode Restrictions and Guidelines PALcode Restrictions and Guidelines D-5 Initwritemany6PALcode Restrictions and Guidelines PALcode Restrictions and Guidelines D-7 8PALcode Restrictions and Guidelines Restriction 7 Replay Trap, Interrupt Code Sequence, and STF PALcode Restrictions and Guidelines D-9Restriction 10 Duplicate IPR Mode Bits Restriction 9 PALmode Istream Address RangesRestriction 9 PALmode Istream Address Ranges 10PALcode Restrictions and GuidelinesRestriction 11 Ibox IPR Update Synchronization Restriction 11 Ibox IPR Update SynchronizationRestriction 13 DTB Fill Flow Collision Restriction 14 HwretGuideline 20 Ictlsbe Stream Buffer Enable Guideline 16 JSR-BAD VARestriction 21 HWRET/STALL After Hwmtpr ASN0/ASN1 Guideline 16 JSR-BAD VARestriction 22 HWRET/STALL After Hwmtpr IS0/IS1 Restriction 22 HWRET/STALL After Hwmtpr IS0/IS1PALcode Restrictions and Guidelines D-13 Restriction 25 Hwmtpr Itbia After Reset Guideline 26 Conditional Branches in PALcodeRestriction 24 HWRET/STALL After Hwmtpr ICFLUSH, Icflushasm 14PALcode Restrictions and GuidelinesGuideline 29 JSR, JMP, RET, and Jsrcor in PALcode Restriction 30 Hwmtpr and Hwmfpr to the Cbox CSRPALcode Restrictions and Guidelines D-15 Restriction 30 Hwmtpr and Hwmfpr to the Cbox CSR 16PALcode Restrictions and GuidelinesRestriction 31 ICTLVA48 Update Restriction 32 Pctrctl UpdateRestriction 31 ICTLVA48 Update PALcode Restrictions and Guidelines D-17Guideline 35 Hwintclr Update Restriction 33 Hwld Physical/Lock UseRestriction 36 Updating Ictlsde Restriction 37 Updating VACTLVA48Restriction 40 Scrubbing a Single-Bit Error PALcode Restrictions and Guidelines D-19Restriction 40 Scrubbing a Single-Bit Error 20PALcode Restrictions and GuidelinesRestriction 42 Updating VACTL, CCCTL, or CC IPRs Restriction 43 No Trappable Instructions Along withPALcode Restrictions and Guidelines D-21 Restriction 47 Cache Eviction for Single-Bit Cache Errors 22PALcode Restrictions and GuidelinesRestriction 47 Cache Eviction for Single-Bit Cache Errors PALcode Restrictions and Guidelines D-2324PALcode Restrictions and Guidelines 21264/EV68A-to-Bcache Pin Interface Forwarding Clock Pin GroupingsTable E-1 Bcache Forwarding Clock Pin Groupings Late-Write Non-Bursting SSRAMs Late-Write Non-Bursting SSRAMsData Pin Usage Tag Pin UsageDual-Data Rate SSRAMs Dual-Data Rate SSRAMsTable E-4 Dual-Data Rate Ssram Data Pin Usage Trstl Table E-5 Dual-Data Rate Ssram Tag Pin Usage421264/EV68A-to-Bcache Pin Interface 21264/EV68A-to-Bcache Pin Interface E-5 Page Glossary BIU BSR Cisc Cmos CPICPU CSRDMA DramDTB DTLFeprom FETFEU FpgaGclk IDUIowb IpgaITB JfetMAF MBOMBZ MipsMSI Naturally AlignedNmos NvramPAL PGAPLA PlccPqfp PromRAM RASRisc ROMRTL SAMSdram SimmSIP SippStram TTLUart UnalignedUnpredictable UvpromVAF VDFWAR WriteblockIndex NumericsIndex-2 Index-3 Index-4 ECC Index-6 Index-7 Index-8 Index-9 Index-10 Index-11 Index-12