DS33R11 Ethernet Mapper with Integrated T1/E1/J1 Transceiver

ADD

NAME

BIT 7

 

BIT 6

BIT 5

BIT 4

BIT 3

BIT 2

BIT 1

BIT 0

R

 

 

 

 

 

 

 

 

 

 

h

 

 

 

 

 

 

 

 

 

 

050

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS1

 

 

 

 

 

 

 

 

 

 

051

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS2

 

 

 

 

 

 

 

 

 

 

052

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS3

 

 

 

 

 

 

 

 

 

 

053

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS4

 

 

 

 

 

 

 

 

 

 

054

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS5

 

 

 

 

 

 

 

 

 

 

055

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS6

 

 

 

 

 

 

 

 

 

 

056

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS7

 

 

 

 

 

 

 

 

 

 

057

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS8

 

 

 

 

 

 

 

 

 

 

058

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS9

 

 

 

 

 

 

 

 

 

 

059

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS10

 

 

 

 

 

 

 

 

 

 

05A

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS11

 

 

 

 

 

 

 

 

 

 

05B

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS12

 

 

 

 

 

 

 

 

 

 

05C

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS13

 

 

 

 

 

 

 

 

 

 

05D

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS14

 

 

 

 

 

 

 

 

 

 

05E

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS15

 

 

 

 

 

 

 

 

 

 

05F

 

 

Transmit Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.TS16

 

 

 

 

 

 

 

 

 

 

060

 

 

Receive Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.RS1

 

 

 

 

 

 

 

 

 

 

061

 

 

Receive Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.RS2

 

 

 

 

 

 

 

 

 

 

062

 

 

Receive Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.RS3

 

 

 

 

 

 

 

 

 

 

063

 

 

Receive Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.RS4

 

 

 

 

 

 

 

 

 

 

064

 

 

Receive Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.RS5

 

 

 

 

 

 

 

 

 

 

065

 

 

Receive Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.RS6

 

 

 

 

 

 

 

 

 

 

066

 

 

Receive Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.RS7

 

 

 

 

 

 

 

 

 

 

067

 

 

Receive Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.RS8

 

 

 

 

 

 

 

 

 

 

068

 

 

Receive Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.RS9

 

 

 

 

 

 

 

 

 

 

069

 

 

Receive Signaling Bit Format Changes With Operating Mode. See Register Definition.

h

TR.RS10

 

 

 

 

 

 

 

 

 

 

128 of 344

Page 128
Image 128
Maxim DS33R11 specifications 050