DS33R11 Ethernet Mapper with Integrated T1/E1/J1 Transceiver

Register Name:

 

BSPB0R

 

 

 

 

 

 

Register Description:

 

BERT Pattern Byte0 Register

 

 

 

 

Register Address:

 

84h

 

 

 

 

 

 

Bit #

7

6

5

4

 

3

2

1

0

Name

BSP7

BSP6

 

BSP5

BSP4

 

BSP3

BSP2

BSP1

BSP0

Default

0

0

 

0

0

 

0

0

0

0

Bits 0 to 7: BERT Pattern (BSP[7:0]) Lower eight bits of 32 bits. Register description follows next register.

Register Name:

 

BSPB1R

 

 

 

 

 

Register Description:

 

BERT Pattern Byte 1 Register

 

 

 

Register Address:

 

85h

 

 

 

 

 

Bit #

7

6

5

4

3

2

1

0

Name

BSP15

BSP14

 

BSP13

BSP12

BSP11

BSP10

BSP9

BSP8

Default

0

0

 

0

0

0

0

0

0

Bits 0 to 7: BERT Pattern (BSP[15:8]) 8 bits of 32 bits. Register description below.

Register Name:

 

BSPB2R

 

 

 

 

 

 

Register Description:

 

BERT Pattern Byte2 Register

 

 

 

 

Register Address:

 

86h

 

 

 

 

 

 

Bit #

7

6

5

4

 

3

2

1

0

Name

BSP23

BSP22

 

BSP21

BSP20

 

BSP19

BSP18

BSP17

BSP16

Default

0

0

 

0

0

 

0

0

0

0

Bits 0 to 7: BERT Pattern (BSP[23:16]) 8 bits of 32 bits. Register description below.

Register Name:

 

BSPB3R

 

 

 

 

 

Register Description:

 

BERT Seed/Pattern Byte3 Register

 

 

 

Register Address:

 

87h

 

 

 

 

 

Bit #

7

6

5

4

3

2

1

0

Name

BSP31

BSP30

 

BSP29

BSP28

BSP27

BSP26

BSP25

BSP24

Default

0

0

 

0

0

0

0

0

0

Bits 0 to 8: BERT Pattern (BSP[31:24]) Upper 8 bits of 32 bits. Register description below.

BERT Pattern (BSP[31:0]) These 32 bits are the programmable seed for a transmit PRBS pattern, or the programmable pattern for a transmit or receive repetitive pattern. BSP(31) is the first bit output on the transmit side for a 32-bit repetitive pattern or 32-bit length PRBS. BSP(31) is the first bit input on the receive side for a 32-bit repetitive pattern.

146 of 344

Page 146
Image 146
Maxim DS33R11 specifications BSPB0R, BSPB1R, BSPB2R, BSPB3R