Maxim DS33R11 specifications Sdram Timing 12. Sdram Interface Timing, 100 MHz

DS33R11 Ethernet Mapper with Integrated T1/E1/J1 Transceiver

13.7 SDRAM Timing

Table 13-12. SDRAM Interface Timing

(Note 1, Figure 13-8)

PARAMETER	SYMBOL		100 MHz		UNITS
		MIN	TYP	MAX
SDCLKO Period	t1	9.7	10	10.3	ns
SDCLKO Duty Cycle	t2	4		6	ns
SDCLKO to SDATA Valid	t3			7	ns
Write to SDRAM
SDCLKO to SDATA Drive On	t4	4			ns
Write to SDRAM
SDCLKO to SDATA Invalid	t5	3			ns
Write to SDRAM
SDCLKO to SDATA Drive Off	t6			4	ns
Write to SDRAM
SDATA to SDCLKO Setup Time	t7	2			ns
Read from SDRAM
SDCLKO to SDATA Hold Time	t8			2	ns
Read from SDRAM
SDCLKO to SRAS, SCAS, SWE, SDCS Active	t9			5	ns
Read or Write to SDRAM
SDCLKO TO SRAS, SCAS, SWE, SDCS Inactive	t10	2			ns
Read or Write to SDRAM
SDCLKO to SDA, SBA Valid	t11			7	ns
Read or Write to SDRAM
SDCLKO TO SDA, SBA Invalid	t12	2			ns
Read or write to SDRAM
SDCLKO to SDMASK Valid	t13			5	ns
Read or write to SDRAM
SDCLKO TO SDMASK Invalid	t14	2			ns
Read or write to SDRAM

Note 1: Timing parameters in this table are guaranteed by design (GBD).

322 of 344