SRU Ports

SRU port User Screens and Settings

WAN port #1 PORT #1 (wan-1)

TS #1

1

Framinga

Maximum Speed

per SR TS (Kbps) 38.4

TS #2

1-5

b-5

38.4*

SRU TS

*Speeds greater than 9.6Kbps will occupy contiguous SRU Timeslots in 9.6Kbps increments (i.e. a 19.2Kbps circuit would take SRU timeslots #1 and #2)

Figure 8-2.SRU Time Slot Integration

SR TS

The Subrate Time Slot (SR TS) indicates the subrate position within the DS0 time slot the port will occupy (see Figure 8-2). If a framing is selected, only one subrate time slot is supported and the SR TS setting will default to 1. If b-5framing is selected, the available subrate time slots are 1 to 5. Portions of subrate time slots can be assigned to any SRU port from any SRU port in the system (see the configuration example later in this chapter).

In b-5framing, if circuits with speeds greater than 9.6 kbps are assigned to the subrate time slot, adjacent subrate time slots must be available to accommodate their size. A 19.2 kbps circuit would occupy two contiguous subrate time slots (leaving space for up to three 9.6 kbps circuits) and a 38.4 kbps circuit would occupy four contiguous subrate time slots (leaving space for one 9.6 kbps circuit).

The SR TS number selected will be the first segment occupied by this circuit. If a 28.8 kbps circuit occupies three segments of the b-5frame, selecting SR TS 1 will assign it to segments 1, 2 and 3. Segments 4 and 5 may be assigned either independently to 9.6 (or less) kbps circuits in SR TS 4 and 5 or combined for a 19.2 kbps circuit assigned to SR TS 4.

If a circuit exceeds the slots necessary to accommodate it, such as a 38.4 kbps circuit to SR TS 3 in b-5framing, the message "Invalid SR TS" will be displayed. If a circuit requires more space than the SR TS has available, such as having a 38.4 kbps circuit in SR TS 1 and then attempting to assign a 19.2 kbps circuit to SR TS 4, the message "SR TS overlapping" will be displayed.

Sub Rate Data Ports

8-5

Page 181
Image 181
Zhone Technologies IMACS-200 manual SRU Time Slot Integration, Sr Ts