Texas Instruments TMS320DM357 manual Transmit and Receive Fifo Register for Endpoint 0 FIFO0, Data

Registers www.ti.com

4.73 Transmit and Receive FIFO Register for Endpoint 0 (FIFO0)

The Transmit and Receive FIFO Register for Endpoint 0 (FIFO0) is shown in Figure 88 and described in Table 89.

Figure 88. Transmit and Receive FIFO Register for Endpoint 0 (FIFO0)

31 0

DATA

R/W-0

LEGEND: R/W = Read/Write; -n= value after reset

Table 89. Transmit and Receive FIFO Register for Endpoint 0 (FIFO0) Field Descriptions

Bit	Field	Value	Description
31-0	DATA	0-FFFF FFFFh	Writing to these addresses loads data into the Transmit FIFO for the corresponding endpoint.
			Reading from these addresses unloads data from the Receive FIFO for the corresponding
			endpoint.

134	Universal Serial Bus (USB) Controller	SPRUGH3–November 2008
		Submit Documentation Feedback