Texas Instruments TMS320DM357 instruction

www.ti.com

USB Controller Host and Peripheral Modes Operation

	Figure 13. Completion of IN Data Phase Flow Chart
			Completion of
			IN data phase
			TxPktRdy	No
			and StatusPkt	No
			and StatusPkt
			both set
			?
			Yes
			OUT token sent
			Zero−length
			DATA1 packet sent
			Stall		RxStall set	Command could
				Yes	RxStall set	not be completed
					TxPktRdy cleared	not be completed
			received		TxPktRdy cleared
			received		Error Count cleared
			?		Error Count cleared
			?		interrupt generated
					interrupt generated
			No
			ACK	Yes	TxPktRdy cleared
			received	Yes	Error Count cleared
			received		Error Count cleared
			?		Interrupt generated
			No
					Transaction
No	NAK limit	Yes	NAK		complete
	NAK limit		NAK
	reached		received
	reached		received
	?		?
Error count			No
cleared			No
cleared
	Yes		Error count
	NAK Timeout set		incremented
	NAK Timeout set
	Endpoint halted
	Interrupt generated					Implies problem
						Implies problem
			Error		Error bit set	at peripheral end
		No		Yes	Error bit set	of connection.
					TxPktRdy cleared	of connection.
			count=3		TxPktRdy cleared
			count=3		Error Count cleared
			?		Error Count cleared
			?		interrupt generated
					interrupt generated
						Transaction deemed
						complete

SPRUGH3–November 2008	Universal Serial Bus (USB) Controller	51
Submit Documentation Feedback

Image 51

Texas Instruments TMS320DM357 manual Completion of in Data Phase Flow Chart

Contents

Users Guide Submit Documentation Feedback Contents 100 Appendix a Type Register Host mode only HOSTTYPE0 List of Figures Receive Cppi DMA State Word 1 RCPPIDMASTATEW1 List of Tables Function Address Register Faddr Field Descriptions Document Revision History Related Documentation From Texas Instruments Read This First Notational Conventions Notational Conventions Features Features Not SupportedPurpose of the Peripheral Cppi Functional Block Diagram Example 1. Initializing the USB Controller Supported Use Case Examples Example 2. Programming the USB Endpoints in Peripheral Mode Example 3. Programming the USB Endpoints in Host Mode Else Example 4. Programming the USB DMA Controller While usbRegs-PERITXCSR Industry Standards Compliance Statement Indexed and Non-Indexed Registers Signal DescriptionsUSB Pins Clock Control Dynamic Fifo Sizing USB PHY Initialization Interrupt Service Routine Flow Chart Peripheral Mode Control Transactions USB Controller Peripheral Mode Operation Write Requests Zero Data Requests Read Requests Endpoint 0 States CPU Actions at Transfer Phases OUT Sequence of Transfer Endpoint 0 Service Routine = Idle Service Endpoint 0 Flow Chart Idle Mode Flow Chart Idle Mode TX Mode Flow Chart TX Mode RX Mode Flow Chart RX Mode Additional Conditions Error Handling Bulk Transactions Peripheral Mode Bulk In TransactionsSetup Bit Position Bit Field Name Configuration Operation Peripheral Mode Bulk OUT Transactions Disnyet Interrupt Transactions Isochronous in Transactions Isochronous Transactions Isochronous OUT Transactions Set to 1 to enable isochronous protocol Host Mode Control Transactions USB Controller Host Mode Operation Setup Phase of a Control Transaction Flow Chart Setup Phase Rxpktrdy Data Phase OUT Data Phase Data Phase Flow Chart OUT Data Phase Flow Chart Completion of Setup or OUT Data Phase Flow Chart Status Phase following Setup Phase or OUT Data Phase OUT Status Phase following in Data Phase Completion of in Data Phase Flow Chart Host Mode Bulk in Transactions Bulk OUT Transactions Host Mode Interrupt Transactions Host Mode Isochronous in Transactions Host Mode Isochronous Out Transactions Cppi Transmit Buffer Descriptor DMA OperationDMA Transmit Operation Transmit Buffer Descriptor. The software sets the Buffer Pointer Transmit Buffer Descriptor WordBits Name Description Bits Name Description 310 Buffer Pointer EOQ Transmit DMA State Operation Transmit Queue Transparent Mode and Rndis Mode Transmit DMA Operation DMA Receive Operation Rndis Mode SetupTransparent Mode Setup DMA Channel TearDown Receive Buffer Descriptor Word Cppi Receive Buffer Descriptor Bit Field Receive DMA State Receive Queue Rx Queue Flow Chart USB Controller Host and Peripheral Modes Operation Receive Abort Handling Rndis Mode and Transparent Mode Receive DMA Operation USB Interrupt Conditions DMA Teardown ProcedureInterrupt Handling Interrupts Generated by the USB Controller USB Interrupt Conditions Test Modes USB Core InterruptsDMA Interrupts TESTSE0NAK TestjTestk Testpacket Forcehost Edma Event Support Reset ConsiderationsPower Management Interrupt Support Universal Serial Bus USB Registers Acronym Register DescriptionTransmit/Receive Cppi Channel 0 State Block Offset Acronym Register Description Common USB Registers FIFOn Target Endpoint 1 Control Registers, Valid Only in Host Mode Control and Status Register for Endpoint Target Endpoint 4 Control Registers, Valid Only in Host Mode 51Dh Control Register Ctrlr Control Register Ctrlr Field DescriptionsBit Field Value Description Rndis Register Rndisr Field Descriptions Status Register StatrRndis Register Rndisr Status Register Statr Field Descriptions Auto Request Register Autoreq Field Descriptions Auto Request Register Autoreq USB Interrupt Source Register Intsrcr USB Interrupt Source Register Intsrcr Field DescriptionsUSB USB Interrupt Source Set Register Intsetr USB Interrupt Source Set Register Intsetr USB Interrupt Source Clear Register Intclrr USB Interrupt Source Clear Register Intclrr USB Interrupt Mask Register Intmskr Field Descriptions USB Interrupt Mask Register Intmskr USB Interrupt Mask Set Register Intmsksetr USB Interrupt Mask Set Register Intmsksetr USB Interrupt Mask Clear Register Intmskclrr USB Interrupt Mask Clear Register Intmskclrr USB Interrupt Source Masked Register Intmaskedr USB Interrupt Source Masked Register Intmaskedr USB Interrupt Vector Register Intvectr Field Descriptions USB End of Interrupt Register EoirUSB Interrupt Vector Register Intvectr USB End of Interrupt Register Eoir Field Descriptions Transmit Cppi Teardown Register Tcppitdr Field Descriptions Transmit Cppi Control Register TcppicrTransmit Cppi Teardown Register Tcppitdr Transmit Cppi Control Register Tcppicr Field Descriptions Cppi DMA End of Interrupt Register Cppieoir Cppi DMA End of Interrupt Register Cppieoir Comppending Transmit Cppi Masked Status Register TcppimsksrTransmit Cppi Raw Status Register Tcppirawsr Masked Comppending Transmit Cppi Interrupt Enable Set Register Tcppiiensetr Transmit Cppi Interrupt Enable Clear Register TcppiienclrrComppendingintren Receive Cppi Control Register Rcppicr Field Descriptions RcppienableReceive Cppi Control Register Rcppicr Receive Cppi Masked Status Register Rcppimsksr Receive Cppi Raw Status Register Rcppirawsr Receive Cppi Interrupt Enable Set Register Rcppiensetr Bufcnt Receive Cppi Interrupt Enable Clear Register RcppiienclrrReceive Buffer Count 0 Register RBUFCNT0 Receive Buffer Count 0 Register RBUFCNT0 Field Descriptions Receive Buffer Count 2 Register RBUFCNT2 Field Descriptions Receive Buffer Count 1 Register RBUFCNT1Receive Buffer Count 2 Register RBUFCNT2 Receive Buffer Count 1 Register RBUFCNT1 Field Descriptions Txqheadptr Receive Buffer Count 3 Register RBUFCNT3Transmit Cppi DMA State Word 0 TCPPIDMASTATEW0 Receive Buffer Count 3 Register RBUFCNT3 Field Descriptions Currdescriptorptr Truncatednoneop Transmit Cppi DMA State Word 1 TCPPIDMASTATEW1Transmit Cppi DMA State Word 2 TCPPIDMASTATEW2 Sopdescriptorptr Transmit Cppi DMA State Word 4 TCPPIDMASTATEW4 Transmit Cppi DMA State Word 3 TCPPIDMASTATEW3 Transmit Cppi Completion Pointer Tcppicompptr Transmit Cppi DMA State Word 5 TCPPIDMASTATEW5 Receive Cppi DMA State Word 0 RCPPIDMASTATEW0 Receive Cppi DMA State Word 1 RCPPIDMASTATEW1Sopbufferoffset Rxqheadptr Receive Cppi DMA State Word 1 RCPPIDMASTATEW1 Receive Cppi DMA State Word 3 RCPPIDMASTATEW3 Receive Cppi DMA State Word 2 RCPPIDMASTATEW2 108 Receive Cppi DMA State Word 4 RCPPIDMASTATEW4 Receive Cppi DMA State Word 5 RCPPIDMASTATEW5Pktlength Currbufferbytecnt Receive Cppi DMA State Word 6 RCPPIDMASTATEW6Receive Cppi Completion Pointer Rcppicompptr Sopbufferbytecnt Function Address Register Faddr Power Management Register PowerPower Management Register Power Field Descriptions Readback / Compare Mode EP4TX Interrupt Register for Receive Endpoints 1 to 4 IntrrxField Descriptions EP4TX EP3TX EP2TX EP1TX EP0 EP4RX Interrupt Enable Register for Intrtx IntrtxeInterrupt Enable Register for Intrrx Intrrxe EP4RX EP3RX EP2RX EP1RX Interrupt Enable Register for Intrrx Intrrxe Vbuserr Sessreq Discon Conn SOF Resetbabble Resume Suspend Interrupt Register for Common USB Interrupts IntrusbVbuserr Interrupt Enable Register for Intrusb Intrusbe Interrupt Enable Register for Intrusb Intrusbe Epsel Frame Number Register FrameFrame Number Register Frame Field Descriptions Framenumber Forcehs Register to Enable the USB 2.0 Test Modes TestmodeForcehost Forcefs Maxpayload Servrxpktrdy ServsetupendSetupend Flushfifo Datatog Datatogwren Clrdatatog ISO Mode Dmaen Frcdatatog Dmamode Control Status Register for Host Transmit Endpoint Hosttxcsr 124 ISO Dmaen Disnyet Dmamode Dataerrnaktimeout Control Status Register for Host Receive Endpoint HostrxcsrDmaen Disnyet Dmamode Datatogwren 127 Receive Count Register Rxcount Field Descriptions Count 0 Register COUNT0Receive Count Register Rxcount Count 0 Register COUNT0 Field Descriptions Speed Type Register Host mode only HOSTTYPE0Transmit Type Register Host mode only Hosttxtype Type Register Host mode only HOSTTYPE0 Field Descriptions Polintvlnaklimit NAKLimit0 Register Host mode only HOSTNAKLIMIT0Transmit Interval Register Host mode only Hosttxinterval EP0NAKLIMIT Receive Type Register Host mode only Hostrxtype Receive Interval Register Host mode only HostrxintervalSpeed Prot Rendpn Configuration Data Register Configdata Configuration Data Register Configdata Field DescriptionsMprxe 133 Data Transmit and Receive Fifo Register for Endpoint 0 FIFO0 Transmit and Receive Fifo Register for Endpoint 1 FIFO1 Transmit and Receive Fifo Register for Endpoint 2 FIFO2Data Ffff Ffff Transmit and Receive Fifo Register for Endpoint 4 FIFO4 Transmit and Receive Fifo Register for Endpoint 3 FIFO3 Bdevice OTG Device Control Register DevctlOTG Device Control Register Devctl Field Descriptions Bdevice Fsdev Lsdev Vbus Hostmode Hostreq Session Receive Endpoint Fifo Size Rxfifosz Field Descriptions Transmit Endpoint Fifo Size TxfifoszReceive Endpoint Fifo Size Rxfifosz Transmit Endpoint Fifo Size Txfifosz Field Descriptions Addr Transmit Endpoint Fifo Address TxfifoaddrReceive Endpoint Fifo Address Rxfifoaddr Receive Endpoint Fifo Address Rxfifoaddr Field Descriptions Transmit Function Address Txfuncaddr Transmit Hub Address TxhubaddrTransmit Hub Port Txhubport Receive Function Address Rxfuncaddr Receive Hub Address RxhubaddrReceive Hub Port Rxhubport 142 Additions/Modifications/Deletions Table A-1. Document Revision History Products Applications DSPRfid