Manuals / Texas Instruments / Computer Equipment / Switch

Texas Instruments TMS320DM357 manual USB Interrupt Source Clear Register Intclrr

Models: TMS320DM357

1 144

Download 144 pages 62.56 Kb

Page 87

www.ti.com

Registers

4.7USB Interrupt Source Clear Register (INTCLRR)

The USB Interrupt Source Clear Register (INTCLRR) is shown in Figure 22 and described in Table 23.

Figure 22. USB Interrupt Source Clear Register (INTCLRR)

31			25	24			16
		Reserved				USB
		R-0				W-0
15	13	12	8	7	5	4	0
	Reserved		RX	Reserved			TX
	R-0		W-0	R-0			W-0

LEGEND: R = Read only; W = Write only; -n= value after reset

Table 23. USB Interrupt Source Clear Register (INTCLRR) Field Descriptions

Bit	Field	Value	Description
31-25	Reserved	0	Reserved
24-16	USB	0-1FFh	Write a 1 to clear equivalent USB interrupt source
			Allows the CPU to acknowledge an interrupt source and turn it off
15-13	Reserved	0	Reserved
12-8	RX	0-1Fh	Write a 1 to clear equivalent Receive endpoint interrupt source
			Allows the CPU to acknowledge an interrupt source and turn it off
7-5	Reserved	0	Reserved
4-0	TX	0-Fh	Write a 1 to clear equivalent Transmit endpoint interrupt source
			Allows the CPU to acknowledge an interrupt source and turn it off

SPRUGH3–November 2008	Universal Serial Bus (USB) Controller	87
Submit Documentation Feedback

Image 87

Texas Instruments TMS320DM357 manual USB Interrupt Source Clear Register Intclrr

Contents

Users Guide Submit Documentation Feedback Contents 100 Appendix a Type Register Host mode only HOSTTYPE0List of Figures Receive Cppi DMA State Word 1 RCPPIDMASTATEW1 List of Tables Function Address Register Faddr Field Descriptions Document Revision History Related Documentation From Texas Instruments Read This FirstNotational Conventions Notational Conventions Features Features Not SupportedPurpose of the Peripheral Cppi Functional Block DiagramExample 1. Initializing the USB Controller Supported Use Case ExamplesExample 2. Programming the USB Endpoints in Peripheral Mode Example 3. Programming the USB Endpoints in Host Mode Else Example 4. Programming the USB DMA Controller While usbRegs-PERITXCSR Industry Standards Compliance Statement Indexed and Non-Indexed Registers Signal DescriptionsUSB Pins Clock ControlDynamic Fifo Sizing USB PHY InitializationInterrupt Service Routine Flow Chart Peripheral Mode Control Transactions USB Controller Peripheral Mode OperationWrite Requests Zero Data RequestsRead Requests Endpoint 0 States CPU Actions at Transfer PhasesOUT Sequence of TransferEndpoint 0 Service Routine = Idle Service Endpoint 0 Flow ChartIdle Mode Flow Chart Idle ModeTX Mode Flow Chart TX ModeRX Mode Flow Chart RX ModeAdditional Conditions Error HandlingBulk Transactions Peripheral Mode Bulk In TransactionsSetup Bit Position Bit Field Name ConfigurationOperation Peripheral Mode Bulk OUT TransactionsDisnyet Interrupt Transactions Isochronous in Transactions Isochronous TransactionsIsochronous OUT Transactions Set to 1 to enable isochronous protocol Host Mode Control Transactions USB Controller Host Mode OperationSetup Phase of a Control Transaction Flow Chart Setup PhaseRxpktrdy Data PhaseOUT Data Phase Data Phase Flow ChartOUT Data Phase Flow Chart Completion of Setup or OUT Data Phase Flow Chart Status Phase following Setup Phase or OUT Data PhaseOUT Status Phase following in Data Phase Completion of in Data Phase Flow Chart Host Mode Bulk in Transactions Bulk OUT Transactions Host Mode Interrupt Transactions Host Mode Isochronous in Transactions Host Mode Isochronous Out Transactions Cppi Transmit Buffer Descriptor DMA OperationDMA Transmit Operation Transmit BufferDescriptor. The software sets the Buffer Pointer Transmit Buffer Descriptor WordBits Name Description Bits Name Description 310 Buffer PointerEOQ Transmit DMA StateOperation Transmit QueueTransparent Mode and Rndis Mode Transmit DMA Operation DMA Receive Operation Rndis Mode SetupTransparent Mode Setup DMA Channel TearDownReceive Buffer Descriptor Word Cppi Receive Buffer DescriptorBit Field Receive DMA StateReceive Queue Rx Queue Flow ChartUSB Controller Host and Peripheral Modes Operation Receive Abort Handling Rndis Mode and Transparent Mode Receive DMA OperationUSB Interrupt Conditions DMA Teardown ProcedureInterrupt Handling Interrupts Generated by the USB ControllerUSB Interrupt Conditions Test Modes USB Core InterruptsDMA Interrupts TESTSE0NAK TestjTestk Testpacket Forcehost Edma Event Support Reset ConsiderationsPower Management Interrupt SupportUniversal Serial Bus USB Registers Acronym Register DescriptionTransmit/Receive Cppi Channel 0 State Block Offset Acronym Register Description Common USB Registers FIFOn Target Endpoint 1 Control Registers, Valid Only in Host Mode Control and Status Register for Endpoint Target Endpoint 4 Control Registers, Valid Only in Host Mode51Dh Control Register Ctrlr Control Register Ctrlr Field DescriptionsBit Field Value Description Rndis Register Rndisr Field Descriptions Status Register StatrRndis Register Rndisr Status Register Statr Field DescriptionsAuto Request Register Autoreq Field Descriptions Auto Request Register AutoreqUSB Interrupt Source Register Intsrcr USB Interrupt Source Register Intsrcr Field DescriptionsUSB USB Interrupt Source Set Register Intsetr USB Interrupt Source Set Register IntsetrUSB Interrupt Source Clear Register Intclrr USB Interrupt Source Clear Register IntclrrUSB Interrupt Mask Register Intmskr Field Descriptions USB Interrupt Mask Register IntmskrUSB Interrupt Mask Set Register Intmsksetr USB Interrupt Mask Set Register IntmsksetrUSB Interrupt Mask Clear Register Intmskclrr USB Interrupt Mask Clear Register IntmskclrrUSB Interrupt Source Masked Register Intmaskedr USB Interrupt Source Masked Register IntmaskedrUSB Interrupt Vector Register Intvectr Field Descriptions USB End of Interrupt Register EoirUSB Interrupt Vector Register Intvectr USB End of Interrupt Register Eoir Field DescriptionsTransmit Cppi Teardown Register Tcppitdr Field Descriptions Transmit Cppi Control Register TcppicrTransmit Cppi Teardown Register Tcppitdr Transmit Cppi Control Register Tcppicr Field DescriptionsCppi DMA End of Interrupt Register Cppieoir Cppi DMA End of Interrupt Register CppieoirComppending Transmit Cppi Masked Status Register TcppimsksrTransmit Cppi Raw Status Register Tcppirawsr Masked ComppendingTransmit Cppi Interrupt Enable Set Register Tcppiiensetr Transmit Cppi Interrupt Enable Clear Register TcppiienclrrComppendingintren Receive Cppi Control Register Rcppicr Field Descriptions RcppienableReceive Cppi Control Register Rcppicr Receive Cppi Masked Status Register RcppimsksrReceive Cppi Raw Status Register Rcppirawsr Receive Cppi Interrupt Enable Set Register RcppiensetrBufcnt Receive Cppi Interrupt Enable Clear Register RcppiienclrrReceive Buffer Count 0 Register RBUFCNT0 Receive Buffer Count 0 Register RBUFCNT0 Field DescriptionsReceive Buffer Count 2 Register RBUFCNT2 Field Descriptions Receive Buffer Count 1 Register RBUFCNT1Receive Buffer Count 2 Register RBUFCNT2 Receive Buffer Count 1 Register RBUFCNT1 Field DescriptionsTxqheadptr Receive Buffer Count 3 Register RBUFCNT3Transmit Cppi DMA State Word 0 TCPPIDMASTATEW0 Receive Buffer Count 3 Register RBUFCNT3 Field DescriptionsCurrdescriptorptr Truncatednoneop Transmit Cppi DMA State Word 1 TCPPIDMASTATEW1Transmit Cppi DMA State Word 2 TCPPIDMASTATEW2 SopdescriptorptrTransmit Cppi DMA State Word 4 TCPPIDMASTATEW4 Transmit Cppi DMA State Word 3 TCPPIDMASTATEW3Transmit Cppi Completion Pointer Tcppicompptr Transmit Cppi DMA State Word 5 TCPPIDMASTATEW5Receive Cppi DMA State Word 0 RCPPIDMASTATEW0 Receive Cppi DMA State Word 1 RCPPIDMASTATEW1Sopbufferoffset Rxqheadptr Receive Cppi DMA State Word 1 RCPPIDMASTATEW1Receive Cppi DMA State Word 3 RCPPIDMASTATEW3 Receive Cppi DMA State Word 2 RCPPIDMASTATEW2108 Receive Cppi DMA State Word 4 RCPPIDMASTATEW4 Receive Cppi DMA State Word 5 RCPPIDMASTATEW5Pktlength Currbufferbytecnt Receive Cppi DMA State Word 6 RCPPIDMASTATEW6Receive Cppi Completion Pointer Rcppicompptr SopbufferbytecntFunction Address Register Faddr Power Management Register PowerPower Management Register Power Field Descriptions Readback / Compare ModeEP4TX Interrupt Register for Receive Endpoints 1 to 4 IntrrxField Descriptions EP4TX EP3TX EP2TX EP1TX EP0EP4RX Interrupt Enable Register for Intrtx IntrtxeInterrupt Enable Register for Intrrx Intrrxe EP4RX EP3RX EP2RX EP1RXInterrupt Enable Register for Intrrx Intrrxe Vbuserr Sessreq Discon Conn SOF Resetbabble Resume Suspend Interrupt Register for Common USB Interrupts IntrusbVbuserr Interrupt Enable Register for Intrusb Intrusbe Interrupt Enable Register for Intrusb IntrusbeEpsel Frame Number Register FrameFrame Number Register Frame Field Descriptions FramenumberForcehs Register to Enable the USB 2.0 Test Modes TestmodeForcehost ForcefsMaxpayload Servrxpktrdy ServsetupendSetupend FlushfifoDatatog DatatogwrenClrdatatog ISO Mode Dmaen Frcdatatog DmamodeControl Status Register for Host Transmit Endpoint Hosttxcsr 124 ISO Dmaen Disnyet Dmamode Dataerrnaktimeout Control Status Register for Host Receive Endpoint HostrxcsrDmaen Disnyet Dmamode Datatogwren 127 Receive Count Register Rxcount Field Descriptions Count 0 Register COUNT0Receive Count Register Rxcount Count 0 Register COUNT0 Field DescriptionsSpeed Type Register Host mode only HOSTTYPE0Transmit Type Register Host mode only Hosttxtype Type Register Host mode only HOSTTYPE0 Field DescriptionsPolintvlnaklimit NAKLimit0 Register Host mode only HOSTNAKLIMIT0Transmit Interval Register Host mode only Hosttxinterval EP0NAKLIMITReceive Type Register Host mode only Hostrxtype Receive Interval Register Host mode only HostrxintervalSpeed Prot Rendpn Configuration Data Register Configdata Configuration Data Register Configdata Field DescriptionsMprxe 133 Data Transmit and Receive Fifo Register for Endpoint 0 FIFO0Transmit and Receive Fifo Register for Endpoint 1 FIFO1 Transmit and Receive Fifo Register for Endpoint 2 FIFO2Data Ffff Ffff Transmit and Receive Fifo Register for Endpoint 4 FIFO4 Transmit and Receive Fifo Register for Endpoint 3 FIFO3Bdevice OTG Device Control Register DevctlOTG Device Control Register Devctl Field Descriptions Bdevice Fsdev Lsdev Vbus Hostmode Hostreq SessionReceive Endpoint Fifo Size Rxfifosz Field Descriptions Transmit Endpoint Fifo Size TxfifoszReceive Endpoint Fifo Size Rxfifosz Transmit Endpoint Fifo Size Txfifosz Field DescriptionsAddr Transmit Endpoint Fifo Address TxfifoaddrReceive Endpoint Fifo Address Rxfifoaddr Receive Endpoint Fifo Address Rxfifoaddr Field DescriptionsTransmit Function Address Txfuncaddr Transmit Hub Address TxhubaddrTransmit Hub Port Txhubport Receive Function Address Rxfuncaddr Receive Hub Address RxhubaddrReceive Hub Port Rxhubport 142 Additions/Modifications/Deletions Table A-1. Document Revision HistoryProducts Applications DSPRfid