USB End of Interrupt Register Eoir | Texas Instruments TMS320DM357

Registers

www.ti.com

4.12 USB End of Interrupt Register (EOIR)

The USB End of Interrupt Register (EOIR) is shown in Figure 27 and described in Table 28.

Figure 27. USB End of Interrupt Register (EOIR)

31					16
			Reserved
				R-0
15			8	7	0
		Reserved			VECTOR
		R-0			R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n= value after reset
		Table 28. USB End of Interrupt Register (EOIR) Field Descriptions
Bit	Field	Value	Description
31-8	Reserved	0	Reserved
7-0	VECTOR	0-FFh	EOI Vector

Allows the CPU to acknowledge completion of an interrupt by writing to the EOI. An eoi_write signal will be generated, the EOI vector will be updated to the written value, and another interrupt will be triggered if interrupt sources remain. Software should always write zeros for the EOI vector value.

4.13 USB Interrupt Vector Register (INTVECTR)

The USB Interrupt Vector Register (INTVECTR) is shown in Figure 28 and described in Table 29.

Figure 28. USB Interrupt Vector Register (INTVECTR)

31

0

VECTOR

R-0

LEGEND: R = Read only; -n= value after reset

Table 29. USB Interrupt Vector Register (INTVECTR) Field Descriptions

Bit	Field	Value	Description
31-0	VECTOR	0-FFFF FFFFh	Input Interrupt Vector
			Recycles the Interrupt Vector input to be read by the CPU

92

Universal Serial Bus (USB) Controller

SPRUGH3–November 2008

Submit Documentation Feedback

Image 92

Texas Instruments TMS320DM357 manual USB End of Interrupt Register Eoir, USB Interrupt Vector Register Intvectr

Contents

Users Guide Submit Documentation Feedback Contents 100 Type Register Host mode only HOSTTYPE0 Appendix a List of Figures Receive Cppi DMA State Word 1 RCPPIDMASTATEW1 List of Tables Function Address Register Faddr Field Descriptions Document Revision History Read This First Related Documentation From Texas Instruments Notational Conventions Notational Conventions Purpose of the Peripheral FeaturesFeatures Not Supported Functional Block Diagram Cppi Supported Use Case Examples Example 1. Initializing the USB Controller Example 2. Programming the USB Endpoints in Peripheral Mode Example 3. Programming the USB Endpoints in Host Mode Else Example 4. Programming the USB DMA Controller While usbRegs-PERITXCSR Industry Standards Compliance Statement Signal Descriptions USB PinsClock Control Indexed and Non-Indexed Registers USB PHY Initialization Dynamic Fifo Sizing Interrupt Service Routine Flow Chart USB Controller Peripheral Mode Operation Peripheral Mode Control Transactions Zero Data Requests Write Requests Read Requests CPU Actions at Transfer Phases Endpoint 0 States Sequence of Transfer OUT Endpoint 0 Service Routine Service Endpoint 0 Flow Chart = Idle Idle Mode Idle Mode Flow Chart TX Mode TX Mode Flow Chart RX Mode RX Mode Flow Chart Error Handling Additional Conditions Peripheral Mode Bulk In Transactions SetupBit Position Bit Field Name Configuration Bulk Transactions Peripheral Mode Bulk OUT Transactions Operation Disnyet Interrupt Transactions Isochronous Transactions Isochronous in Transactions Isochronous OUT Transactions Set to 1 to enable isochronous protocol USB Controller Host Mode Operation Host Mode Control Transactions Setup Phase Setup Phase of a Control Transaction Flow Chart Data Phase Rxpktrdy Data Phase Flow Chart OUT Data Phase OUT Data Phase Flow Chart Status Phase following Setup Phase or OUT Data Phase Completion of Setup or OUT Data Phase Flow Chart OUT Status Phase following in Data Phase Completion of in Data Phase Flow Chart Host Mode Bulk in Transactions Bulk OUT Transactions Host Mode Interrupt Transactions Host Mode Isochronous in Transactions Host Mode Isochronous Out Transactions DMA Operation DMA Transmit OperationTransmit Buffer Cppi Transmit Buffer Descriptor Transmit Buffer Descriptor Word Bits Name DescriptionBits Name Description 310 Buffer Pointer Descriptor. The software sets the Buffer Pointer Transmit DMA State EOQ Transmit Queue Operation Transparent Mode and Rndis Mode Transmit DMA Operation Rndis Mode Setup Transparent Mode SetupDMA Channel TearDown DMA Receive Operation Cppi Receive Buffer Descriptor Receive Buffer Descriptor Word Receive DMA State Bit Field Rx Queue Flow Chart Receive Queue USB Controller Host and Peripheral Modes Operation Rndis Mode and Transparent Mode Receive DMA Operation Receive Abort Handling DMA Teardown Procedure Interrupt HandlingInterrupts Generated by the USB Controller USB Interrupt Conditions USB Interrupt Conditions DMA Interrupts Test ModesUSB Core Interrupts Testk TESTSE0NAKTestj Testpacket Forcehost Reset Considerations Power ManagementInterrupt Support Edma Event Support Transmit/Receive Cppi Channel 0 State Block Universal Serial Bus USB RegistersAcronym Register Description Offset Acronym Register Description Common USB Registers FIFOn Target Endpoint 1 Control Registers, Valid Only in Host Mode Target Endpoint 4 Control Registers, Valid Only in Host Mode Control and Status Register for Endpoint 51Dh Bit Field Value Description Control Register CtrlrControl Register Ctrlr Field Descriptions Status Register Statr Rndis Register RndisrStatus Register Statr Field Descriptions Rndis Register Rndisr Field Descriptions Auto Request Register Autoreq Auto Request Register Autoreq Field Descriptions USB USB Interrupt Source Register IntsrcrUSB Interrupt Source Register Intsrcr Field Descriptions USB Interrupt Source Set Register Intsetr USB Interrupt Source Set Register Intsetr USB Interrupt Source Clear Register Intclrr USB Interrupt Source Clear Register Intclrr USB Interrupt Mask Register Intmskr USB Interrupt Mask Register Intmskr Field Descriptions USB Interrupt Mask Set Register Intmsksetr USB Interrupt Mask Set Register Intmsksetr USB Interrupt Mask Clear Register Intmskclrr USB Interrupt Mask Clear Register Intmskclrr USB Interrupt Source Masked Register Intmaskedr USB Interrupt Source Masked Register Intmaskedr USB End of Interrupt Register Eoir USB Interrupt Vector Register IntvectrUSB End of Interrupt Register Eoir Field Descriptions USB Interrupt Vector Register Intvectr Field Descriptions Transmit Cppi Control Register Tcppicr Transmit Cppi Teardown Register TcppitdrTransmit Cppi Control Register Tcppicr Field Descriptions Transmit Cppi Teardown Register Tcppitdr Field Descriptions Cppi DMA End of Interrupt Register Cppieoir Cppi DMA End of Interrupt Register Cppieoir Transmit Cppi Masked Status Register Tcppimsksr Transmit Cppi Raw Status Register TcppirawsrMasked Comppending Comppending Comppendingintren Transmit Cppi Interrupt Enable Set Register TcppiiensetrTransmit Cppi Interrupt Enable Clear Register Tcppiienclrr Rcppienable Receive Cppi Control Register RcppicrReceive Cppi Masked Status Register Rcppimsksr Receive Cppi Control Register Rcppicr Field Descriptions Receive Cppi Interrupt Enable Set Register Rcppiensetr Receive Cppi Raw Status Register Rcppirawsr Receive Cppi Interrupt Enable Clear Register Rcppiienclrr Receive Buffer Count 0 Register RBUFCNT0Receive Buffer Count 0 Register RBUFCNT0 Field Descriptions Bufcnt Receive Buffer Count 1 Register RBUFCNT1 Receive Buffer Count 2 Register RBUFCNT2Receive Buffer Count 1 Register RBUFCNT1 Field Descriptions Receive Buffer Count 2 Register RBUFCNT2 Field Descriptions Receive Buffer Count 3 Register RBUFCNT3 Transmit Cppi DMA State Word 0 TCPPIDMASTATEW0Receive Buffer Count 3 Register RBUFCNT3 Field Descriptions Txqheadptr Transmit Cppi DMA State Word 1 TCPPIDMASTATEW1 Transmit Cppi DMA State Word 2 TCPPIDMASTATEW2Sopdescriptorptr Currdescriptorptr Truncatednoneop Transmit Cppi DMA State Word 3 TCPPIDMASTATEW3 Transmit Cppi DMA State Word 4 TCPPIDMASTATEW4 Transmit Cppi DMA State Word 5 TCPPIDMASTATEW5 Transmit Cppi Completion Pointer Tcppicompptr Sopbufferoffset Receive Cppi DMA State Word 0 RCPPIDMASTATEW0Receive Cppi DMA State Word 1 RCPPIDMASTATEW1 Receive Cppi DMA State Word 1 RCPPIDMASTATEW1 Rxqheadptr Receive Cppi DMA State Word 2 RCPPIDMASTATEW2 Receive Cppi DMA State Word 3 RCPPIDMASTATEW3 108 Pktlength Receive Cppi DMA State Word 4 RCPPIDMASTATEW4Receive Cppi DMA State Word 5 RCPPIDMASTATEW5 Receive Cppi DMA State Word 6 RCPPIDMASTATEW6 Receive Cppi Completion Pointer RcppicompptrSopbufferbytecnt Currbufferbytecnt Power Management Register Power Power Management Register Power Field DescriptionsReadback / Compare Mode Function Address Register Faddr Interrupt Register for Receive Endpoints 1 to 4 Intrrx Field DescriptionsEP4TX EP3TX EP2TX EP1TX EP0 EP4TX Interrupt Enable Register for Intrtx Intrtxe Interrupt Enable Register for Intrrx IntrrxeEP4RX EP3RX EP2RX EP1RX EP4RX Interrupt Enable Register for Intrrx Intrrxe Vbuserr Vbuserr Sessreq Discon Conn SOF Resetbabble Resume SuspendInterrupt Register for Common USB Interrupts Intrusb Interrupt Enable Register for Intrusb Intrusbe Interrupt Enable Register for Intrusb Intrusbe Frame Number Register Frame Frame Number Register Frame Field DescriptionsFramenumber Epsel Register to Enable the USB 2.0 Test Modes Testmode ForcehostForcefs Forcehs Maxpayload Servsetupend SetupendFlushfifo Servrxpktrdy Datatogwren Datatog ISO Mode Dmaen Frcdatatog Dmamode Clrdatatog Control Status Register for Host Transmit Endpoint Hosttxcsr 124 ISO Dmaen Disnyet Dmamode Dmaen Disnyet Dmamode Datatogwren DataerrnaktimeoutControl Status Register for Host Receive Endpoint Hostrxcsr 127 Count 0 Register COUNT0 Receive Count Register RxcountCount 0 Register COUNT0 Field Descriptions Receive Count Register Rxcount Field Descriptions Type Register Host mode only HOSTTYPE0 Transmit Type Register Host mode only HosttxtypeType Register Host mode only HOSTTYPE0 Field Descriptions Speed NAKLimit0 Register Host mode only HOSTNAKLIMIT0 Transmit Interval Register Host mode only HosttxintervalEP0NAKLIMIT Polintvlnaklimit Speed Prot Rendpn Receive Type Register Host mode only HostrxtypeReceive Interval Register Host mode only Hostrxinterval Mprxe Configuration Data Register ConfigdataConfiguration Data Register Configdata Field Descriptions 133 Transmit and Receive Fifo Register for Endpoint 0 FIFO0 Data Data Ffff Ffff Transmit and Receive Fifo Register for Endpoint 1 FIFO1Transmit and Receive Fifo Register for Endpoint 2 FIFO2 Transmit and Receive Fifo Register for Endpoint 3 FIFO3 Transmit and Receive Fifo Register for Endpoint 4 FIFO4 OTG Device Control Register Devctl OTG Device Control Register Devctl Field DescriptionsBdevice Fsdev Lsdev Vbus Hostmode Hostreq Session Bdevice Transmit Endpoint Fifo Size Txfifosz Receive Endpoint Fifo Size RxfifoszTransmit Endpoint Fifo Size Txfifosz Field Descriptions Receive Endpoint Fifo Size Rxfifosz Field Descriptions Transmit Endpoint Fifo Address Txfifoaddr Receive Endpoint Fifo Address RxfifoaddrReceive Endpoint Fifo Address Rxfifoaddr Field Descriptions Addr Transmit Hub Port Txhubport Transmit Function Address TxfuncaddrTransmit Hub Address Txhubaddr Receive Hub Port Rxhubport Receive Function Address RxfuncaddrReceive Hub Address Rxhubaddr 142 Table A-1. Document Revision History Additions/Modifications/Deletions Rfid Products ApplicationsDSP