Manuals / Texas Instruments / Computer Equipment / Switch

Texas Instruments TMS320DM357 manual USB Interrupt Mask Clear Register Intmskclrr

Models: TMS320DM357

1 144

Download 144 pages 62.56 Kb

Page 90

Registers

www.ti.com

4.10 USB Interrupt Mask Clear Register (INTMSKCLRR)

The USB Interrupt Mask Clear Register (INTMSKCLRR) is shown in Figure 25 and described in Table 26.

Figure 25. USB Interrupt Mask Clear Register (INTMSKCLRR)

31			25	24			16
		Reserved				USB
		R-0				W-0
15	13	12	8	7	5	4	0
	Reserved		RX	Reserved			TX
	R-0		W-0	R-0			W-0

LEGEND: R = Read only; W = Write only; -n= value after reset

Table 26. USB Interrupt Mask Clear Register (INTMSKCLRR) Field Descriptions

Bit	Field	Value	Description
31-25	Reserved	0	Reserved
24-16	USB	0-1FFh	Write a 1 to clear equivalent USB interrupt mask
			Allows the USB interrupt masks to be individually disabled
15-13	Reserved	0	Reserved
12-8	RX	0-1Fh	Write a 1 to clear equivalent Receive endpoint interrupt mask
			Allows the USB interrupt masks to be individually disabled
7-5	Reserved	0	Reserved
4-0	TX	0-Fh	Write a 1 to clear equivalent Transmit endpoint interrupt mask
			Allows the USB interrupt masks to be individually disabled

90

Universal Serial Bus (USB) Controller

SPRUGH3–November 2008

Submit Documentation Feedback

Image 90

Texas Instruments TMS320DM357 manual USB Interrupt Mask Clear Register Intmskclrr

Contents

Users Guide Submit Documentation Feedback Contents 100 Type Register Host mode only HOSTTYPE0 Appendix aList of Figures Receive Cppi DMA State Word 1 RCPPIDMASTATEW1 List of Tables Function Address Register Faddr Field Descriptions Document Revision History Read This First Related Documentation From Texas InstrumentsNotational Conventions Notational Conventions Features Features Not SupportedPurpose of the Peripheral Functional Block Diagram CppiSupported Use Case Examples Example 1. Initializing the USB ControllerExample 2. Programming the USB Endpoints in Peripheral Mode Example 3. Programming the USB Endpoints in Host Mode Else Example 4. Programming the USB DMA Controller While usbRegs-PERITXCSR Industry Standards Compliance Statement Clock Control Signal DescriptionsUSB Pins Indexed and Non-Indexed RegistersUSB PHY Initialization Dynamic Fifo SizingInterrupt Service Routine Flow Chart USB Controller Peripheral Mode Operation Peripheral Mode Control TransactionsZero Data Requests Write RequestsRead Requests CPU Actions at Transfer Phases Endpoint 0 StatesSequence of Transfer OUTEndpoint 0 Service Routine Service Endpoint 0 Flow Chart = IdleIdle Mode Idle Mode Flow ChartTX Mode TX Mode Flow ChartRX Mode RX Mode Flow ChartError Handling Additional ConditionsBit Position Bit Field Name Configuration Peripheral Mode Bulk In TransactionsSetup Bulk TransactionsPeripheral Mode Bulk OUT Transactions OperationDisnyet Interrupt Transactions Isochronous Transactions Isochronous in TransactionsIsochronous OUT Transactions Set to 1 to enable isochronous protocol USB Controller Host Mode Operation Host Mode Control TransactionsSetup Phase Setup Phase of a Control Transaction Flow ChartData Phase RxpktrdyData Phase Flow Chart OUT Data PhaseOUT Data Phase Flow Chart Status Phase following Setup Phase or OUT Data Phase Completion of Setup or OUT Data Phase Flow ChartOUT Status Phase following in Data Phase Completion of in Data Phase Flow Chart Host Mode Bulk in Transactions Bulk OUT Transactions Host Mode Interrupt Transactions Host Mode Isochronous in Transactions Host Mode Isochronous Out Transactions Transmit Buffer DMA OperationDMA Transmit Operation Cppi Transmit Buffer DescriptorBits Name Description 310 Buffer Pointer Transmit Buffer Descriptor WordBits Name Description Descriptor. The software sets the Buffer PointerTransmit DMA State EOQTransmit Queue OperationTransparent Mode and Rndis Mode Transmit DMA Operation DMA Channel TearDown Rndis Mode SetupTransparent Mode Setup DMA Receive OperationCppi Receive Buffer Descriptor Receive Buffer Descriptor WordReceive DMA State Bit FieldRx Queue Flow Chart Receive QueueUSB Controller Host and Peripheral Modes Operation Rndis Mode and Transparent Mode Receive DMA Operation Receive Abort HandlingInterrupts Generated by the USB Controller DMA Teardown ProcedureInterrupt Handling USB Interrupt ConditionsUSB Interrupt Conditions Test Modes USB Core InterruptsDMA Interrupts TESTSE0NAK TestjTestk Testpacket Forcehost Interrupt Support Reset ConsiderationsPower Management Edma Event SupportUniversal Serial Bus USB Registers Acronym Register DescriptionTransmit/Receive Cppi Channel 0 State Block Offset Acronym Register Description Common USB Registers FIFOn Target Endpoint 1 Control Registers, Valid Only in Host Mode Target Endpoint 4 Control Registers, Valid Only in Host Mode Control and Status Register for Endpoint51Dh Control Register Ctrlr Control Register Ctrlr Field DescriptionsBit Field Value Description Status Register Statr Field Descriptions Status Register StatrRndis Register Rndisr Rndis Register Rndisr Field DescriptionsAuto Request Register Autoreq Auto Request Register Autoreq Field DescriptionsUSB Interrupt Source Register Intsrcr USB Interrupt Source Register Intsrcr Field DescriptionsUSB USB Interrupt Source Set Register Intsetr USB Interrupt Source Set Register IntsetrUSB Interrupt Source Clear Register Intclrr USB Interrupt Source Clear Register IntclrrUSB Interrupt Mask Register Intmskr USB Interrupt Mask Register Intmskr Field DescriptionsUSB Interrupt Mask Set Register Intmsksetr USB Interrupt Mask Set Register IntmsksetrUSB Interrupt Mask Clear Register Intmskclrr USB Interrupt Mask Clear Register IntmskclrrUSB Interrupt Source Masked Register Intmaskedr USB Interrupt Source Masked Register IntmaskedrUSB End of Interrupt Register Eoir Field Descriptions USB End of Interrupt Register EoirUSB Interrupt Vector Register Intvectr USB Interrupt Vector Register Intvectr Field DescriptionsTransmit Cppi Control Register Tcppicr Field Descriptions Transmit Cppi Control Register TcppicrTransmit Cppi Teardown Register Tcppitdr Transmit Cppi Teardown Register Tcppitdr Field DescriptionsCppi DMA End of Interrupt Register Cppieoir Cppi DMA End of Interrupt Register CppieoirMasked Comppending Transmit Cppi Masked Status Register TcppimsksrTransmit Cppi Raw Status Register Tcppirawsr ComppendingTransmit Cppi Interrupt Enable Set Register Tcppiiensetr Transmit Cppi Interrupt Enable Clear Register TcppiienclrrComppendingintren Receive Cppi Masked Status Register Rcppimsksr RcppienableReceive Cppi Control Register Rcppicr Receive Cppi Control Register Rcppicr Field DescriptionsReceive Cppi Interrupt Enable Set Register Rcppiensetr Receive Cppi Raw Status Register RcppirawsrReceive Buffer Count 0 Register RBUFCNT0 Field Descriptions Receive Cppi Interrupt Enable Clear Register RcppiienclrrReceive Buffer Count 0 Register RBUFCNT0 BufcntReceive Buffer Count 1 Register RBUFCNT1 Field Descriptions Receive Buffer Count 1 Register RBUFCNT1Receive Buffer Count 2 Register RBUFCNT2 Receive Buffer Count 2 Register RBUFCNT2 Field DescriptionsReceive Buffer Count 3 Register RBUFCNT3 Field Descriptions Receive Buffer Count 3 Register RBUFCNT3Transmit Cppi DMA State Word 0 TCPPIDMASTATEW0 TxqheadptrSopdescriptorptr Transmit Cppi DMA State Word 1 TCPPIDMASTATEW1Transmit Cppi DMA State Word 2 TCPPIDMASTATEW2 Currdescriptorptr TruncatednoneopTransmit Cppi DMA State Word 3 TCPPIDMASTATEW3 Transmit Cppi DMA State Word 4 TCPPIDMASTATEW4Transmit Cppi DMA State Word 5 TCPPIDMASTATEW5 Transmit Cppi Completion Pointer TcppicompptrReceive Cppi DMA State Word 0 RCPPIDMASTATEW0 Receive Cppi DMA State Word 1 RCPPIDMASTATEW1Sopbufferoffset Receive Cppi DMA State Word 1 RCPPIDMASTATEW1 RxqheadptrReceive Cppi DMA State Word 2 RCPPIDMASTATEW2 Receive Cppi DMA State Word 3 RCPPIDMASTATEW3108 Receive Cppi DMA State Word 4 RCPPIDMASTATEW4 Receive Cppi DMA State Word 5 RCPPIDMASTATEW5Pktlength Sopbufferbytecnt Receive Cppi DMA State Word 6 RCPPIDMASTATEW6Receive Cppi Completion Pointer Rcppicompptr CurrbufferbytecntReadback / Compare Mode Power Management Register PowerPower Management Register Power Field Descriptions Function Address Register FaddrEP4TX EP3TX EP2TX EP1TX EP0 Interrupt Register for Receive Endpoints 1 to 4 IntrrxField Descriptions EP4TXEP4RX EP3RX EP2RX EP1RX Interrupt Enable Register for Intrtx IntrtxeInterrupt Enable Register for Intrrx Intrrxe EP4RXInterrupt Enable Register for Intrrx Intrrxe Vbuserr Sessreq Discon Conn SOF Resetbabble Resume Suspend Interrupt Register for Common USB Interrupts IntrusbVbuserr Interrupt Enable Register for Intrusb Intrusbe Interrupt Enable Register for Intrusb IntrusbeFramenumber Frame Number Register FrameFrame Number Register Frame Field Descriptions EpselForcefs Register to Enable the USB 2.0 Test Modes TestmodeForcehost ForcehsMaxpayload Flushfifo ServsetupendSetupend ServrxpktrdyDatatogwren DatatogISO Mode Dmaen Frcdatatog Dmamode ClrdatatogControl Status Register for Host Transmit Endpoint Hosttxcsr 124 ISO Dmaen Disnyet Dmamode Dataerrnaktimeout Control Status Register for Host Receive Endpoint HostrxcsrDmaen Disnyet Dmamode Datatogwren 127 Count 0 Register COUNT0 Field Descriptions Count 0 Register COUNT0Receive Count Register Rxcount Receive Count Register Rxcount Field DescriptionsType Register Host mode only HOSTTYPE0 Field Descriptions Type Register Host mode only HOSTTYPE0Transmit Type Register Host mode only Hosttxtype SpeedEP0NAKLIMIT NAKLimit0 Register Host mode only HOSTNAKLIMIT0Transmit Interval Register Host mode only Hosttxinterval PolintvlnaklimitReceive Type Register Host mode only Hostrxtype Receive Interval Register Host mode only HostrxintervalSpeed Prot Rendpn Configuration Data Register Configdata Configuration Data Register Configdata Field DescriptionsMprxe 133 Transmit and Receive Fifo Register for Endpoint 0 FIFO0 DataTransmit and Receive Fifo Register for Endpoint 1 FIFO1 Transmit and Receive Fifo Register for Endpoint 2 FIFO2Data Ffff Ffff Transmit and Receive Fifo Register for Endpoint 3 FIFO3 Transmit and Receive Fifo Register for Endpoint 4 FIFO4Bdevice Fsdev Lsdev Vbus Hostmode Hostreq Session OTG Device Control Register DevctlOTG Device Control Register Devctl Field Descriptions BdeviceTransmit Endpoint Fifo Size Txfifosz Field Descriptions Transmit Endpoint Fifo Size TxfifoszReceive Endpoint Fifo Size Rxfifosz Receive Endpoint Fifo Size Rxfifosz Field DescriptionsReceive Endpoint Fifo Address Rxfifoaddr Field Descriptions Transmit Endpoint Fifo Address TxfifoaddrReceive Endpoint Fifo Address Rxfifoaddr AddrTransmit Function Address Txfuncaddr Transmit Hub Address TxhubaddrTransmit Hub Port Txhubport Receive Function Address Rxfuncaddr Receive Hub Address RxhubaddrReceive Hub Port Rxhubport 142 Table A-1. Document Revision History Additions/Modifications/DeletionsProducts Applications DSPRfid