Manuals / Texas Instruments / Computer Equipment / Switch

Texas Instruments TMS320DM357 manual Transmit Cppi Control Register Tcppicr

Models: TMS320DM357

1 144

Download 144 pages 62.56 Kb

Page 93

www.ti.com

Registers

4.14 Transmit CPPI Control Register (TCPPICR)

The Transmit CPPI Control Register (TCPPICR) is shown in Figure 29 and described in Table 30.

Figure 29. Transmit CPPI Control Register (TCPPICR)

31				16
			Reserved
			R-0
15			1	0
			Reserved	TCPPI_ENABLE
			R-0	R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n= value after reset
		Table 30. Transmit CPPI Control Register (TCPPICR) Field Descriptions
Bit	Field	Value	Description
31-1	Reserved	0	Reserved
0	TCPPI_ENABLE		Transmit CPPI Enable Controls if the Transmit CPPI DMA controller is enabled. Be sure to program
			the CPPI chain and set the DMA state words before enabling the DMA. Failure to initialize the DMA
			before enabling could result in spurious transfers and memory corruption.
		0	Transmit CPPI DMA is disabled
		1	Transmit CPPI DMA is enabled

4.15 Transmit CPPI Teardown Register (TCPPITDR)

The Transmit CPPI Teardown Register (TCPPITDR) is shown in Figure 30 and described in Table 31.

Figure 30. Transmit CPPI Teardown Register (TCPPITDR)

31	30				16
READY			Reserved
R-1			R-0
15			2	1	0
			Reserved	CHANNEL
			R-0		R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n= value after reset
		Table 31. Transmit CPPI Teardown Register (TCPPITDR) Field Descriptions
Bit	Field	Value	Description
31	READY	0-1	Indicates if the Teardown register can be written
30-2	Reserved	0	Reserved
1-0	CHANNEL	0-3h	Teardown Channel
			Indicates the channel that is to be torn down

SPRUGH3–November 2008	Universal Serial Bus (USB) Controller	93
Submit Documentation Feedback

Image 93

Texas Instruments TMS320DM357 manual Transmit Cppi Control Register Tcppicr, Transmit Cppi Teardown Register Tcppitdr

Contents

Users Guide Submit Documentation Feedback Contents 100 Appendix a Type Register Host mode only HOSTTYPE0List of Figures Receive Cppi DMA State Word 1 RCPPIDMASTATEW1 List of Tables Function Address Register Faddr Field Descriptions Document Revision History Related Documentation From Texas Instruments Read This FirstNotational Conventions Notational Conventions Features Features Not SupportedPurpose of the Peripheral Cppi Functional Block DiagramExample 1. Initializing the USB Controller Supported Use Case ExamplesExample 2. Programming the USB Endpoints in Peripheral Mode Example 3. Programming the USB Endpoints in Host Mode Else Example 4. Programming the USB DMA Controller While usbRegs-PERITXCSR Industry Standards Compliance Statement USB Pins Signal DescriptionsClock Control Indexed and Non-Indexed RegistersDynamic Fifo Sizing USB PHY InitializationInterrupt Service Routine Flow Chart Peripheral Mode Control Transactions USB Controller Peripheral Mode OperationWrite Requests Zero Data RequestsRead Requests Endpoint 0 States CPU Actions at Transfer PhasesOUT Sequence of TransferEndpoint 0 Service Routine = Idle Service Endpoint 0 Flow ChartIdle Mode Flow Chart Idle ModeTX Mode Flow Chart TX ModeRX Mode Flow Chart RX ModeAdditional Conditions Error HandlingSetup Peripheral Mode Bulk In TransactionsBit Position Bit Field Name Configuration Bulk TransactionsOperation Peripheral Mode Bulk OUT TransactionsDisnyet Interrupt Transactions Isochronous in Transactions Isochronous TransactionsIsochronous OUT Transactions Set to 1 to enable isochronous protocol Host Mode Control Transactions USB Controller Host Mode OperationSetup Phase of a Control Transaction Flow Chart Setup PhaseRxpktrdy Data PhaseOUT Data Phase Data Phase Flow ChartOUT Data Phase Flow Chart Completion of Setup or OUT Data Phase Flow Chart Status Phase following Setup Phase or OUT Data PhaseOUT Status Phase following in Data Phase Completion of in Data Phase Flow Chart Host Mode Bulk in Transactions Bulk OUT Transactions Host Mode Interrupt Transactions Host Mode Isochronous in Transactions Host Mode Isochronous Out Transactions DMA Transmit Operation DMA OperationTransmit Buffer Cppi Transmit Buffer DescriptorBits Name Description Transmit Buffer Descriptor WordBits Name Description 310 Buffer Pointer Descriptor. The software sets the Buffer PointerEOQ Transmit DMA StateOperation Transmit QueueTransparent Mode and Rndis Mode Transmit DMA Operation Transparent Mode Setup Rndis Mode SetupDMA Channel TearDown DMA Receive OperationReceive Buffer Descriptor Word Cppi Receive Buffer DescriptorBit Field Receive DMA StateReceive Queue Rx Queue Flow ChartUSB Controller Host and Peripheral Modes Operation Receive Abort Handling Rndis Mode and Transparent Mode Receive DMA OperationInterrupt Handling DMA Teardown ProcedureInterrupts Generated by the USB Controller USB Interrupt ConditionsUSB Interrupt Conditions Test Modes USB Core InterruptsDMA Interrupts TESTSE0NAK TestjTestk Testpacket Forcehost Power Management Reset ConsiderationsInterrupt Support Edma Event SupportUniversal Serial Bus USB Registers Acronym Register DescriptionTransmit/Receive Cppi Channel 0 State Block Offset Acronym Register Description Common USB Registers FIFOn Target Endpoint 1 Control Registers, Valid Only in Host Mode Control and Status Register for Endpoint Target Endpoint 4 Control Registers, Valid Only in Host Mode51Dh Control Register Ctrlr Control Register Ctrlr Field DescriptionsBit Field Value Description Rndis Register Rndisr Status Register StatrStatus Register Statr Field Descriptions Rndis Register Rndisr Field DescriptionsAuto Request Register Autoreq Field Descriptions Auto Request Register AutoreqUSB Interrupt Source Register Intsrcr USB Interrupt Source Register Intsrcr Field DescriptionsUSB USB Interrupt Source Set Register Intsetr USB Interrupt Source Set Register IntsetrUSB Interrupt Source Clear Register Intclrr USB Interrupt Source Clear Register IntclrrUSB Interrupt Mask Register Intmskr Field Descriptions USB Interrupt Mask Register IntmskrUSB Interrupt Mask Set Register Intmsksetr USB Interrupt Mask Set Register IntmsksetrUSB Interrupt Mask Clear Register Intmskclrr USB Interrupt Mask Clear Register IntmskclrrUSB Interrupt Source Masked Register Intmaskedr USB Interrupt Source Masked Register IntmaskedrUSB Interrupt Vector Register Intvectr USB End of Interrupt Register EoirUSB End of Interrupt Register Eoir Field Descriptions USB Interrupt Vector Register Intvectr Field DescriptionsTransmit Cppi Teardown Register Tcppitdr Transmit Cppi Control Register TcppicrTransmit Cppi Control Register Tcppicr Field Descriptions Transmit Cppi Teardown Register Tcppitdr Field DescriptionsCppi DMA End of Interrupt Register Cppieoir Cppi DMA End of Interrupt Register CppieoirTransmit Cppi Raw Status Register Tcppirawsr Transmit Cppi Masked Status Register TcppimsksrMasked Comppending ComppendingTransmit Cppi Interrupt Enable Set Register Tcppiiensetr Transmit Cppi Interrupt Enable Clear Register TcppiienclrrComppendingintren Receive Cppi Control Register Rcppicr RcppienableReceive Cppi Masked Status Register Rcppimsksr Receive Cppi Control Register Rcppicr Field DescriptionsReceive Cppi Raw Status Register Rcppirawsr Receive Cppi Interrupt Enable Set Register RcppiensetrReceive Buffer Count 0 Register RBUFCNT0 Receive Cppi Interrupt Enable Clear Register RcppiienclrrReceive Buffer Count 0 Register RBUFCNT0 Field Descriptions BufcntReceive Buffer Count 2 Register RBUFCNT2 Receive Buffer Count 1 Register RBUFCNT1Receive Buffer Count 1 Register RBUFCNT1 Field Descriptions Receive Buffer Count 2 Register RBUFCNT2 Field DescriptionsTransmit Cppi DMA State Word 0 TCPPIDMASTATEW0 Receive Buffer Count 3 Register RBUFCNT3Receive Buffer Count 3 Register RBUFCNT3 Field Descriptions TxqheadptrTransmit Cppi DMA State Word 2 TCPPIDMASTATEW2 Transmit Cppi DMA State Word 1 TCPPIDMASTATEW1Sopdescriptorptr Currdescriptorptr TruncatednoneopTransmit Cppi DMA State Word 4 TCPPIDMASTATEW4 Transmit Cppi DMA State Word 3 TCPPIDMASTATEW3Transmit Cppi Completion Pointer Tcppicompptr Transmit Cppi DMA State Word 5 TCPPIDMASTATEW5Receive Cppi DMA State Word 0 RCPPIDMASTATEW0 Receive Cppi DMA State Word 1 RCPPIDMASTATEW1Sopbufferoffset Rxqheadptr Receive Cppi DMA State Word 1 RCPPIDMASTATEW1Receive Cppi DMA State Word 3 RCPPIDMASTATEW3 Receive Cppi DMA State Word 2 RCPPIDMASTATEW2108 Receive Cppi DMA State Word 4 RCPPIDMASTATEW4 Receive Cppi DMA State Word 5 RCPPIDMASTATEW5Pktlength Receive Cppi Completion Pointer Rcppicompptr Receive Cppi DMA State Word 6 RCPPIDMASTATEW6Sopbufferbytecnt CurrbufferbytecntPower Management Register Power Field Descriptions Power Management Register PowerReadback / Compare Mode Function Address Register FaddrField Descriptions Interrupt Register for Receive Endpoints 1 to 4 IntrrxEP4TX EP3TX EP2TX EP1TX EP0 EP4TXInterrupt Enable Register for Intrrx Intrrxe Interrupt Enable Register for Intrtx IntrtxeEP4RX EP3RX EP2RX EP1RX EP4RXInterrupt Enable Register for Intrrx Intrrxe Vbuserr Sessreq Discon Conn SOF Resetbabble Resume Suspend Interrupt Register for Common USB Interrupts IntrusbVbuserr Interrupt Enable Register for Intrusb Intrusbe Interrupt Enable Register for Intrusb IntrusbeFrame Number Register Frame Field Descriptions Frame Number Register FrameFramenumber EpselForcehost Register to Enable the USB 2.0 Test Modes TestmodeForcefs ForcehsMaxpayload Setupend ServsetupendFlushfifo ServrxpktrdyDatatog DatatogwrenClrdatatog ISO Mode Dmaen Frcdatatog DmamodeControl Status Register for Host Transmit Endpoint Hosttxcsr 124 ISO Dmaen Disnyet Dmamode Dataerrnaktimeout Control Status Register for Host Receive Endpoint HostrxcsrDmaen Disnyet Dmamode Datatogwren 127 Receive Count Register Rxcount Count 0 Register COUNT0Count 0 Register COUNT0 Field Descriptions Receive Count Register Rxcount Field DescriptionsTransmit Type Register Host mode only Hosttxtype Type Register Host mode only HOSTTYPE0Type Register Host mode only HOSTTYPE0 Field Descriptions SpeedTransmit Interval Register Host mode only Hosttxinterval NAKLimit0 Register Host mode only HOSTNAKLIMIT0EP0NAKLIMIT PolintvlnaklimitReceive Type Register Host mode only Hostrxtype Receive Interval Register Host mode only HostrxintervalSpeed Prot Rendpn Configuration Data Register Configdata Configuration Data Register Configdata Field DescriptionsMprxe 133 Data Transmit and Receive Fifo Register for Endpoint 0 FIFO0Transmit and Receive Fifo Register for Endpoint 1 FIFO1 Transmit and Receive Fifo Register for Endpoint 2 FIFO2Data Ffff Ffff Transmit and Receive Fifo Register for Endpoint 4 FIFO4 Transmit and Receive Fifo Register for Endpoint 3 FIFO3OTG Device Control Register Devctl Field Descriptions OTG Device Control Register DevctlBdevice Fsdev Lsdev Vbus Hostmode Hostreq Session BdeviceReceive Endpoint Fifo Size Rxfifosz Transmit Endpoint Fifo Size TxfifoszTransmit Endpoint Fifo Size Txfifosz Field Descriptions Receive Endpoint Fifo Size Rxfifosz Field DescriptionsReceive Endpoint Fifo Address Rxfifoaddr Transmit Endpoint Fifo Address TxfifoaddrReceive Endpoint Fifo Address Rxfifoaddr Field Descriptions AddrTransmit Function Address Txfuncaddr Transmit Hub Address TxhubaddrTransmit Hub Port Txhubport Receive Function Address Rxfuncaddr Receive Hub Address RxhubaddrReceive Hub Port Rxhubport 142 Additions/Modifications/Deletions Table A-1. Document Revision HistoryProducts Applications DSPRfid