4 PERIPHERAL CIRCUITS
Register name | Address | Bit | Name | Function |
|
|
| Setting | Init. | R/W | Remarks | |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
004014A | – | reserved |
|
|
|
| – |
| – | – | 0 when being read. | |||
clock control | (B) | D3 | P16TON3 | 1 | On |
|
| 0 | Off | 0 | R/W |
| ||
register |
| D2 | P16TS32 | P16TS3[2:0] |
| Division ratio | 0 | R/W | θ : selected by | |||||
|
| D1 | P16TS31 | clock division ratio selection | 1 |
| 1 | 1 |
|
| θ /4096 | 0 |
| Prescaler clock select |
|
| D0 | P16TS30 |
| 1 |
| 1 | 0 |
|
| θ /1024 | 0 |
| register (0x40181) |
|
|
|
|
| 1 |
| 0 | 1 |
|
| θ /256 |
|
|
|
|
|
|
|
| 1 |
| 0 | 0 |
|
| θ /64 |
|
|
|
|
|
|
|
| 0 |
| 1 | 1 |
|
| θ /16 |
|
|
|
|
|
|
|
| 0 |
| 1 | 0 |
|
| θ /4 |
|
|
|
|
|
|
|
| 0 |
| 0 | 1 |
|
| θ /2 |
|
|
|
|
|
|
|
| 0 |
| 0 | 0 |
|
| θ /1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
004014B | – | reserved |
|
|
|
| – |
| – | – | 0 when being read. | |||
clock control | (B) | D3 | P16TON4 | 1 | On |
|
| 0 | Off | 0 | R/W |
| ||
register |
| D2 | P16TS42 | P16TS4[2:0] |
| Division ratio | 0 | R/W | θ : selected by | |||||
|
| D1 | P16TS41 | clock division ratio selection | 1 |
| 1 | 1 |
|
| θ /4096 | 0 |
| Prescaler clock select |
|
| D0 | P16TS40 |
| 1 |
| 1 | 0 |
|
| θ /1024 | 0 |
| register (0x40181) |
|
|
|
|
| 1 |
| 0 | 1 |
|
| θ /256 |
|
|
|
|
|
|
|
| 1 |
| 0 | 0 |
|
| θ /64 |
|
|
|
|
|
|
|
| 0 |
| 1 | 1 |
|
| θ /16 |
|
|
|
|
|
|
|
| 0 |
| 1 | 0 |
|
| θ /4 |
|
|
|
|
|
|
|
| 0 |
| 0 | 1 |
|
| θ /2 |
|
|
|
|
|
|
|
| 0 |
| 0 | 0 |
|
| θ /1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
004014C | – | reserved |
|
|
|
| – |
| – | – | 0 when being read. | |||
clock control | (B) | D3 | P16TON5 | 1 | On |
|
| 0 | Off | 0 | R/W |
| ||
register |
| D2 | P16TS52 | P16TS5[2:0] |
| Division ratio | 0 | R/W | θ : selected by | |||||
|
| D1 | P16TS51 | clock division ratio selection | 1 |
| 1 | 1 |
|
| θ /4096 | 0 |
| Prescaler clock select |
|
| D0 | P16TS50 |
| 1 |
| 1 | 0 |
|
| θ /1024 | 0 |
| register (0x40181) |
|
|
|
|
| 1 |
| 0 | 1 |
|
| θ /256 |
|
|
|
|
|
|
|
| 1 |
| 0 | 0 |
|
| θ /64 |
|
|
|
|
|
|
|
| 0 |
| 1 | 1 |
|
| θ /16 |
|
|
|
|
|
|
|
| 0 |
| 1 | 0 |
|
| θ /4 |
|
|
|
|
|
|
|
| 0 |
| 0 | 1 |
|
| θ /2 |
|
|
|
|
|
|
|
| 0 |
| 0 | 0 |
|
| θ /1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
004014D | D7 | P8TON1 | 1 | On |
|
| 0 | Off | 0 | R/W |
| |||
clock control | (B) | D6 | P8TS12 | P8TS1[2:0] |
| Division ratio | 0 | R/W | θ : selected by | |||||
register |
| D5 | P8TS11 | clock division ratio selection | 1 |
| 1 | 1 |
|
| θ /4096 | 0 |
| Prescaler clock select |
|
| D4 | P8TS10 |
| 1 |
| 1 | 0 |
|
| θ /2048 | 0 |
| register (0x40181) |
|
|
|
|
| 1 |
| 0 | 1 |
|
| θ /1024 |
|
|
|
|
|
|
|
| 1 |
| 0 | 0 |
|
| θ /512 |
|
| |
|
|
|
|
| 0 |
| 1 | 1 |
|
| θ /256 |
|
| generate the OSC3 |
|
|
|
|
| 0 |
| 1 | 0 |
|
| θ /128 |
|
| |
|
|
|
|
| 0 |
| 0 | 1 |
|
| θ /64 |
|
| waiting period. |
|
|
|
|
| 0 |
| 0 | 0 |
|
| θ /32 |
|
|
|
|
| D3 | P8TON0 | 1 | On |
|
| 0 | Off | 0 | R/W |
| ||
|
| D2 | P8TS02 | P8TS0[2:0] |
| Division ratio | 0 | R/W | θ : selected by | |||||
|
| D1 | P8TS01 | clock division ratio selection | 1 |
| 1 | 1 |
|
| θ /256 | 0 |
| Prescaler clock select |
|
| D0 | P8TS00 |
| 1 |
| 1 | 0 |
|
| θ /128 | 0 |
| register (0x40181) |
|
|
|
|
| 1 |
| 0 | 1 |
|
| θ /64 |
|
|
|
|
|
|
|
| 1 |
| 0 | 0 |
|
| θ /32 |
|
| |
|
|
|
|
| 0 |
| 1 | 1 |
|
| θ /16 |
|
| generate the DRAM |
|
|
|
|
| 0 |
| 1 | 0 |
|
| θ /8 |
|
| refresh clock. |
|
|
|
|
| 0 |
| 0 | 1 |
|
| θ /4 |
|
|
|
|
|
|
|
| 0 |
| 0 | 0 |
|
| θ /2 |
|
|
|
EPSON | S1C33210 PRODUCT PART |