4 PERIPHERAL CIRCUITS
Register name | Address | Bit | Name | Function |
|
|
|
|
| Setting | Init. | R/W |
| Remarks | |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
Serial I/F Ch.1 | 00401E5 | D7 | TXD17 | Serial I/F Ch.1 transmit data |
|
|
|
| 0x0 to 0xFF(0x7F) | X | R/W |
| |||||||
transmit data | (B) | D6 | TXD16 | TXD17(16) = MSB |
|
|
|
|
|
|
|
|
|
|
| X |
|
| mode does not use |
register |
| D5 | TXD15 | TXD10 = LSB |
|
|
|
|
|
|
|
|
|
|
| X |
|
| TXD17. |
|
| D4 | TXD14 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D3 | TXD13 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D2 | TXD12 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D1 | TXD11 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D0 | TXD10 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
Serial I/F Ch.1 | 00401E6 | D7 | RXD17 | Serial I/F Ch.1 receive data |
|
|
|
| 0x0 to 0xFF(0x7F) | X | R |
| |||||||
receive data | (B) | D6 | RXD16 | RXD17(16) = MSB |
|
|
|
|
|
|
|
|
|
|
| X |
|
| mode does not use |
register |
| D5 | RXD15 | RXD10 = LSB |
|
|
|
|
|
|
|
|
|
|
| X |
|
| RXD17 (fixed at 0). |
|
| D4 | RXD14 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D3 | RXD13 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D2 | RXD12 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D1 | RXD11 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D0 | RXD10 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Serial I/F Ch.1 | 00401E7 | – | – |
|
|
|
|
|
|
| – |
|
| – | – |
| 0 when being read. | ||
status register | (B) | D5 | TEND1 | Ch.1 |
| 1 |
| Transmitting |
| 0 |
| End | 0 | R |
|
| |||
|
| D4 | FER1 | Ch.1 flaming error flag |
| 1 |
| Error |
|
|
| 0 |
| Normal | 0 | R/W |
| Reset by writing 0. | |
|
| D3 | PER1 | Ch.1 parity error flag |
| 1 |
| Error |
|
|
| 0 |
| Normal | 0 | R/W |
| Reset by writing 0. | |
|
| D2 | OER1 | Ch.1 overrun error flag |
| 1 |
| Error |
|
|
| 0 |
| Normal | 0 | R/W |
| Reset by writing 0. | |
|
| D1 | TDBE1 | Ch.1 transmit data buffer empty |
| 1 |
| Empty |
|
| 0 |
| Buffer full | 1 | R |
|
| ||
|
| D0 | RDBF1 | Ch.1 receive data buffer full |
| 1 |
| Buffer full |
|
| 0 |
| Empty | 0 | R |
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Serial I/F Ch.1 | 00401E8 | D7 | TXEN1 | Ch.1 transmit enable | 1 |
| Enabled |
|
| 0 |
| Disabled | 0 | R/W |
|
| |||
control register | (B) | D6 | RXEN1 | Ch.1 receive enable | 1 |
| Enabled |
|
| 0 |
| Disabled | 0 | R/W |
|
| |||
|
| D5 | EPR1 | Ch.1 parity enable | 1 |
| With parity |
| 0 |
| No parity | X | R/W |
|
| ||||
|
| D4 | PMD1 | Ch.1 parity mode selection | 1 |
| Odd |
|
|
| 0 |
| Even | X | R/W |
|
| ||
|
| D3 | STPB1 | Ch.1 stop bit selection | 1 |
| 2 bits |
|
|
| 0 |
| 1 bit | X | R/W |
|
| ||
|
| D2 | SSCK1 | Ch.1 input clock selection | 1 |
| – |
|
|
| 0 |
| Internal clock | X | R/W |
| Always set to 0 | ||
|
| D1 | SMD11 | Ch.1 transfer mode selection |
|
| SMD1[1:0] |
| Transfer mode | X | R/W |
| Always set SMD11 to | ||||||
|
| D0 | SMD10 |
|
|
| 1 |
| 1 | X |
| 1 | |||||||
|
|
|
|
|
|
| 1 |
| 0 |
|
|
|
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Serial I/F Ch.1 | 00401E9 | – | – |
|
|
|
|
|
|
| – |
|
| – | – | 0 when being read. | |||
IrDA register | (B) | D4 | DIVMD1 | Ch.1 async. clock division ratio |
|
|
| 1/8 |
|
|
| 0 |
| 1/16 | X | R/W |
|
| |
|
| D3 | IRTL1 | Ch.1 IrDA I/F output logic inversion |
|
|
| Inverted |
|
| 0 |
| Direct | X | R/W |
|
| ||
|
| D2 | IRRL1 | Ch.1 IrDA I/F input logic inversion |
|
|
| Inverted |
|
| 0 |
| Direct | X | R/W |
|
| ||
|
| D1 | IRMD11 | Ch.1 interface mode selection |
|
| IRMD1[1:0] |
|
|
| I/F mode | X | R/W |
|
| ||||
|
| D0 | IRMD10 |
|
|
| 1 |
| 1 |
|
|
| reserved | X |
|
|
| ||
|
|
|
|
|
|
| 1 |
| 0 |
|
|
| IrDA 1.0 |
|
|
|
| ||
|
|
|
|
|
|
| 0 |
| 1 |
|
|
| reserved |
|
|
|
| ||
|
|
|
|
|
|
| 0 |
| 0 |
|
| General I/F |
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||||
Serial I/F Ch.2 | 00401F0 | D7 | TXD27 | Serial I/F Ch.2 transmit data |
|
|
|
| 0x0 to 0xFF(0x7F) | X | R/W |
|
| ||||||
transmit data | (B) | D6 | TXD26 | TXD27(26) = MSB |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
register |
| D5 | TXD25 | TXD20 = LSB |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D4 | TXD24 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D3 | TXD23 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D2 | TXD22 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D1 | TXD21 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D0 | TXD20 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||||
Serial I/F Ch.2 | 00401F1 | D7 | RXD27 | Serial I/F Ch.2 receive data |
|
|
|
| 0x0 to 0xFF(0x7F) | X | R |
|
| ||||||
receive data | (B) | D6 | RXD26 | RXD27(26) = MSB |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
register |
| D5 | RXD25 | RXD20 = LSB |
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D4 | RXD24 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D3 | RXD23 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D2 | RXD22 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D1 | RXD21 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
| D0 | RXD20 |
|
|
|
|
|
|
|
|
|
|
|
| X |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Serial I/F Ch.2 | 00401F2 | – | reserved |
|
|
|
|
|
|
| – |
|
| – | – |
| 0 when being read. | ||
status register | (B) | D5 | TEND2 | Ch.2 | 1 |
| Transmitting |
| 0 |
| End | 0 | R |
|
| ||||
|
| D4 | FER2 | Ch.2 flaming error flag | 1 |
| Error |
|
|
| 0 |
| Normal | 0 | R/W |
| Reset by writing 0. | ||
|
| D3 | PER2 | Ch.2 parity error flag | 1 |
| Error |
|
|
| 0 |
| Normal | 0 | R/W |
| Reset by writing 0. | ||
|
| D2 | OER2 | Ch.2 overrun error flag | 1 |
| Error |
|
|
| 0 |
| Normal | 0 | R/W |
| Reset by writing 0. | ||
|
| D1 | TDBE2 | Ch.2 transmit data buffer empty | 1 |
| Empty |
|
| 0 |
| Buffer full | 1 | R |
|
| |||
|
| D0 | RDBF2 | Ch.2 receive data buffer full | 1 |
| Buffer full |
|
| 0 |
| Empty | 0 | R |
|
|
EPSON | S1C33210 PRODUCT PART |