8 ELECTRICAL CHARACTERISTICS
DRAM
CBR refresh cycle
CCBR1 | CCBR2 | CCBR3 |
BCLK |
|
|
| tRASD1 | tRASD2 |
#RAS |
|
|
| tCASD1 | tCASD2 |
#HCAS/
#LCAS
#WE
DRAM
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
|
|
|
| (Fixed) |
|
BCLK |
|
tRASD1 | tRASD2 |
#RAS |
|
tCASD1 | tCASD2 |
#HCAS/ |
|
#LCAS |
|
Burst ROM read cycle
SRAM read cycleBurst cycleBurst cycleBurst cycle
BCLK
tAD |
|
|
| tAD |
A[23:2] |
|
|
|
|
tAD | tAD | tAD | tAD | tAD |
A[1:0] |
|
|
|
|
tCE1 |
|
|
| tCE2 |
#CEx |
|
|
|
|
tRDD1 |
|
|
| tRDD2 |
#RD |
|
|
|
|
tACC2 | tACCB | tACCB | tACCB |
|
tCEAC |
|
|
|
|
tRDAC2 |
|
|
|
|
tRDS | tRDS | tRDS |
| tRDS |
D[15:0] |
|
|
| ∗ 1 |
| tRDH | tRDH | tRDH | |
| tRDH |
∗1 tRDH is measured with respect to the first signal change (negation) from among the #RD, #CEx and A[23:0] signals.
S1C33210 PRODUCT PART | EPSON |