IXF1104
8.4.10SerDes Register Overview
Table 149 through Table 152 “Clock and Interface Mode Change Enable Ports 0 - 3 ($0x794)” on page 220 define the contents of the SerDes registers at base location 0x780, which contain the control and status for the four SerDes interfaces on the IXF1104.
Table 149. TX Driver Power Level Ports 0 - 3 ($0x784)
Bit | Name | Description | Type | Default |
|
|
|
|
|
Register Description: Allows selection of various programmable drive strengths on each |
| |||
SerDes port. Refer to Section 5.6.2.2, “Transmitter Programmable | 0x0000dddd | |||
page 103. |
|
|
|
|
|
|
|
|
|
31:16 | Reserved | Reserved | RO | 0x0000 |
|
|
|
|
|
15:12 | DRVPWR3[3:0] | Encoded input that sets Power Level for Port 3 | R/W | 1101 |
|
|
|
|
|
11:8 | DRVPWR2[3:0] | Encoded input that sets Power Level for Port 2 | R/W | 1101 |
|
|
|
|
|
7:4 | DRVPWR1[3:0] | Encoded input that sets Power Level for Port 1 | R/W | 1101 |
|
|
|
|
|
3:0 | DRVPWR0[3:0] | Encoded input that sets Power Level for Port 0 | R/W | 1101 |
|
|
|
|
|
1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No clear; R/W/C = Read/Write, Clear on Write
Table 150. TX and RX
Bit | Name | Description | Type | Default |
|
|
|
|
|
Register Description: TX and RX | 0x00000000 | |||
ports |
|
|
| |
|
|
|
| |
|
|
|
|
|
31:14 | Reserved | Reserved | RO | 0x0000000 |
|
|
|
|
|
13:10 | TPWRDWN[3:0] | TX | R/W | 0000 |
|
|
|
|
|
9:4 | Reserved | Reserved | RO | 0x00 |
|
|
|
|
|
3:0 | RPWRDWN[3:0] | RX | R/W | 0000 |
|
|
|
|
|
1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No clear; R/W/C = Read/Write, Clear on Write
Table 151. RX Signal Detect Level Ports 0 - 3 ($0x793)
Bit | Name | Description | Type1 | Default | |
|
|
|
|
| |
Register Description: This register shows the status of the Rx input in relation to the level of | 0x00000000 | ||||
the signal being received from the line. This register is meant for debug and test use. |
| ||||
|
| ||||
|
|
|
|
| |
31:4 | Reserved | Reserved | RO | 0x0000000 | |
|
|
|
|
| |
|
| Signal Detect for Ports |
|
| |
3:0 | SIGDET[3:0] | 0 = | Noise | RO | 0x0 |
|
| 1 = | Signal |
|
|
|
|
|
|
|
|
1.RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No clear; R/W/C = Read/Write, Clear on Write
Datasheet | 219 |
Document Number: 278757
Revision Number: 007
Revision Date: March 25, 2004