Intel IXF1104 manual 8.4.4PHY Autoscan Registers, Datasheet

Models: IXF1104

1 227
Download 227 pages 3.32 Kb
Page 180
Image 180
8.4.4PHY Autoscan Registers

IXF1104 4-Port Gigabit Ethernet Media Access Controller

Table 94. MAC TX Statistics ($ Port_Index +0x40 – +0x58) (Sheet 4 of 4)

Name

Description

Address

Type1

Default

 

 

 

 

 

TxTagged

Number of OK frames with VLAN tag.

Port_Index +

R

0x00000000

(Type field = 0x8100).

0x55

 

 

 

 

 

 

 

 

 

Number of frames transmitted with a

Port_Index +

 

 

TxCRCError

legal size but with the wrong CRC field

R

0x00000000

0x56

 

(also called FCS field).

 

 

 

 

 

 

 

 

 

 

 

TxPauseFrames

Number of pause MAC frames

Port_Index +

R

0x00000000

transmitted.

0x57

 

 

 

 

 

 

 

 

 

Intentionally generates collisions to

 

 

 

 

curb reception of incoming traffic due to

 

 

 

 

insufficient memory available for

 

 

 

 

additional frames. The port must be in

 

 

 

TxFlowControlCollisions

half-duplex mode with flow control

Port_Index +

 

 

enabled.

R

0x00000000

Send

0x58

NOTE: To receive a correct statistic, a

 

 

 

 

 

 

 

last frame may have to be

 

 

 

 

transmitted after the last flow

 

 

 

 

control collisions send.

 

 

 

 

NOTE: NA - half-duplex only

 

 

 

 

 

 

 

 

1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No clear; R/W/C = Read/Write, Clear on Write

8.4.4PHY Autoscan Registers

Note: These register hold the current values of the PHY registers only when Autoscan (see Section 5.5.8, “Autoscan Operation” on page 102) is enabled and the IXF1104 is configured in copper mode. These registers are not applicable in fiber mode.

Table 95. PHY Control ($ Port Index + 0x60) (Sheet 1 of 2)

Bit

Name

Description

Type1

Default

 

 

 

 

 

31:16

Reserved

Reserved

RO

0x0000

 

 

 

 

 

 

 

PHY Soft Reset. Resets the PHY registers to their

 

 

 

 

default value.

 

 

15

Reset

This register bit self-clears after the reset is

RO

0

complete.

 

 

 

 

 

 

0

= Normal Operation

 

 

 

 

1

= PHY reset

 

 

 

 

 

 

 

 

14

Loopback

0

= Disable loopback mode

RO

0

1

= Enable loopback mode

 

 

 

 

 

 

 

 

 

 

 

0.6 (Speed<1> 0.13 (Speed<0>)

 

 

 

 

00 = 10 Mbps

 

 

13

Speed Selection

01 = 100 Mbps

RO

02

 

 

10 = 1000 Mbps (manual mode not allowed)

 

 

 

 

11 = Reserved

 

 

 

 

 

 

 

 

1. RO = Read Only; RR = Clear on Read; W = Write; R/W = Read/Write

2. This register is ignored if auto-negotiation is enabled.

180

Datasheet

Document Number: 278757

Revision Number: 007

Revision Date: March 25, 2004

Page 180
Image 180
Intel IXF1104 manual 8.4.4PHY Autoscan Registers, Datasheet