Intel IXF1104 manual Port Enable $0x500, Interface Mode $0x501, Datasheet

Models: IXF1104

1 227
Download 227 pages 3.32 Kb
Page 187
Image 187
Table 103. Port Enable ($0x500)

IXF1104 4-Port Gigabit Ethernet Media Access Controller

8.4.5Global Status and Configuration Register Overview

Table 103 through Table 112 “JTAG ID ($0x50C)” on page 191 provide an overview for the Global Control and Status Registers.

Table 103. Port Enable ($0x500)

Bit

Name

Description

Type*

Default

 

 

 

 

 

Register Description: A control register for each port in the IXF1104. Port ID = bit position in

 

the register. To make a port active, the bit must be set High. For example, Port 2 active implies

0x00000000

a register value of 0000.0100. Setting the bit to 0 de-asserts the enable. The default state for

 

this register is for all four ports to be disabled.

 

 

 

 

 

 

 

31:4

Reserved

Reserved

RO

0x0000000

 

 

 

 

 

 

 

Port 3

 

 

3

Port 3 Enable

0 =

Disable

R/W

0

 

 

1 =

Enable

 

 

 

 

 

 

 

 

 

Port 2

 

 

2

Port 2 Enable

0 =

Disable

R/W

0

 

 

1 =

Enable

 

 

 

 

 

 

 

 

 

Port 1

 

 

1

Port 1 Enable

0 =

Disable

R/W

0

 

 

1 =

Enable

 

 

 

 

 

 

 

 

 

Port 0

 

 

0

Port 0 Enable

0 =

Disable

R/W

0

 

 

1 =

Enable

 

 

 

 

 

 

 

 

1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No clear; R/W/C = Read/Write, Clear on Write

Table 104. Interface Mode ($0x501)

Bit

Name

 

Description

Type1

Default

 

 

 

 

 

Register Description: If_Mode – Four bits of this register determines the PHY interface

 

mode.

 

 

 

 

 

 

0 = Fiber (SerDes/OMI interface)

 

 

 

 

1 = Copper (GMII or RGMII interface)

 

 

 

Changes to the data setting of this register must be made in conjunction with the “Clock and

0x00000000

Interface Mode Change Enable Ports 0 - 3 ($0x794)" to ensure a safe transition to a new

 

operational mode (see Section 6.1, “Change Port Mode Initialization Sequence” on page 129).

 

The Enable clock mode change bit has to be set back to 1 after the configuration change takes

 

effect.

 

 

 

 

 

 

 

 

 

 

 

 

31:4

Reserved

 

Reserved

RO

0x0000000

 

 

 

 

 

 

 

3

Port 3 Interface Mode

 

0 =

Fiber mode

R/W

0

 

1 =

Copper mode

 

 

 

 

 

 

 

 

 

 

 

 

2

Port 2 Interface Mode

 

0 =

Fiber mode

R/W

0

 

1 =

Copper mode

 

 

 

 

 

 

 

 

 

 

 

 

1

Port 1 Interface Mode

 

0 =

Fiber mode

R/W

0

 

1 =

Copper mode

 

 

 

 

 

 

 

 

 

 

 

 

0

Port 0 Interface Mode

 

0 =

Fiber mode

R/W

0

 

1 =

Copper mode

 

 

 

 

 

 

 

 

 

 

 

 

1. RO = Read Only, No clear on Read; R = Read, Clear on Read; W = Write only; R/W = Read/Write, No clear; R/W/C = Read/Write, Clear on Write

Datasheet

187

Document Number: 278757

Revision Number: 007

Revision Date: March 25, 2004

Page 187
Image 187
Intel IXF1104 manual Port Enable $0x500, Interface Mode $0x501, Datasheet