IXF1104
Figure 34. Line Side Interface Loopback Path
| Line Side | Internal Loopback |
|
TX | TX FIFO |
|
|
SPI3 Interface |
| MAC | Line Side |
Block |
| Interface | |
|
| ||
| RX FIFO |
|
|
RX |
|
|
|
|
|
|
When the IXF1104 is configured in this loopback mode, all of the MAC functions and features are available, including flow control and
To configure the IXF1104 to use the
Note: Line side interface loopback packets also appear at the SPI3 interface.
5.12Clocks
The IXF1104 system interface has several reference clocks, including the following:
•SPI3 data path input clocks
•RGMII input and output clocks
•MDIO output clock
•JTAG input clock
•I2C clock
•LED output clock.
This section details the unique clock source requirements.
5.12.1System Interface Reference Clocks
The following system interface clock is required by the IXF1104:
•CLK125
126 | Datasheet |
Document Number: 278757
Revision Number: 007
Revision Date: March 25, 2004