Absolute Maximum Ratings | Intel mcs-48 specification

8243

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	............... O·Cto.70·C
Storage Temperature	-65·Cto +150·C
Voltage On Any Pin
With Respect to Ground	-0.5 V to +7V
Power Dissipation	1 Watt

'COMMENT: Stresses above those listed under "Absolute Maximum Ratings" mav cause permanent damage to the device. This is a stress rating on IV and functional opera· tion of the device at these or anv other conditions above those indicated in the operational sections of this specifi· cation is not implied. Exposure to absolute maximum rating conditions for extended periods mav affect device reliabilitv.

D.C. AND OPERATING CHARACTERISTICS

TA = O·Cto 70·C,Vee= 5V 10%

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
VIL	Input Low Voltage	-0.5		0.8	V
					.--~
VIH	Input High Voltage	2.0		Vee+0.5	V
VOL1	Output Low Voltage Ports 4-7	-		0.45	V	IOL = 4.5 mA*
		-		1	V
VO L2	Output Low Voltage Port 7			1	V	IOL = 20 mA
VO H1	Output High Voltage Ports 4-7	2.4			V	IOH= 240MA
11L1	Input Leakage Ports 4-7	-10		20	MA	Vin = Vee to OV
IIL2	Input Leakage Port 2, CS, PROG	-10		10	MA	Vin = Vee to OV
VO L3	Output Low Voltage Port 2			.45	V	IOL= 0.6 mA
lee	Vee Supply Current		10	20	mA
VOH2	Output Voltage Port 2	2.4				IOH= 100MA
IOL	Sum of all IOL from 16 Outputs			72	mA	4.5 mA Each Pin

*See following graph for additional sink current capability

A.C. CHARACTERISTICS

TA = o·c to 70·C,Vee= 5V 10%

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	TEST CONDITIONS
tA	Code Valid Before PROG	100		ns	80 pF Load
t8	Code Valid After PROG	60		ns	20 pF Load
te	Data Valid Before PROG	200		ns	80 pF Load
to	Data Valid After PROG	20		ns	20 pF Load
tH	Floating After PROG	0	150	ns	20 pF Load
tK	PROG Negative Pulse Width	700		ns
tes	CS Valid Before/After PROG	50		ns	-- ---- _ .
					-- ---- _ .
tpo	Ports 4-7 Valid After PROG		700	ns	100 pF Load
tLPl	Ports 4-7 Valid Before/After PROG	100		ns
tAee	Port 2 Valid After PROG		650	ns	80 pF Load

2.4---"",X >

_ _'0'.08TEST POINTS

0.45___oJ

6-59	AFN-00214A-03

Image 202

Intel mcs-48 manual Absolute Maximum Ratings

Contents

Page MCS-48 Family of Single Chip Microcomputers Usersmanual September Credit BXPMultibus Prompt Table of Contents Chapters 8051/8751/8031 Microcomputer Insite UsersLibrary Emulation BoardEmulation Board 10-19 UPP-103 Universal Prom Programmer Packing InformationPage Ntroduction Page Introduction to MCS-48 5.0 and 10.0 J,Lsec Cycle Versions Introduction8021 is code compatible but not pin compatible with Til IntroductionEprom Introduction Architecture of a CPU Function of a ComputerTypical Computer System Accumulator Program Counter Jumps, Subroutines and the Stack Address Registers Three levels of subroutines may be ac- commodatedInstruction Register and Decoder Arithmetic/Logic Unit ALU Timing Control CircuitryComputer Operations Instruction Fetch Input/Output Memory WriteInterrupts When finished the processor continues on To the next instructions Step Hex Code Step No. Hex Code Assembly Code MOV RO, #32Our machine language program then becomes MOV R2, #05 Cpla ADD A, REG ADD A, # ALFA*BETA/2SUB R7 Education Hardware ConfigurationDeveloping An MCS-48 Based Product Function Definition Prompt Intellec Development System ProductionPage Single Component MCS-4S S~stem Page Architecture SummaryArithmetic Section ~BUS Single Component System Location Single Component System Input/Output Single Component System R23 Pointer Jump Conditions +--1 R Interrupt Timing Clock and Timing Circuits As a TimerAs an Event Counter Oscillator ALE --f---+--+ 111 Instruction LOVI BUS PCO·7 Power Down ModeRUN Stop Pin Description Prog 00-07Designation Number Function Reset Programming, Verifying and Erasing Eprom Single Component System Single Step ResetTest and Debug Disabling Internal Program Memory Reading Internal Program Memory Program Memory Following is a functional description of the major elements Timer/Event Counter Oscillator and Clock Input/Output Capabilities QUASI-BIDIRECTIONAL Port Structure High Current Outputs 1 T1 InputExpanded I/O 10 CPU ResetCarry Flag Timer Overflow Flag Jump Test Condition Instructions Accumulator Program Memory Functional SpecificationsData Memory Port 0 Comparator Inputs 15Timer/Event CounterOscillator and Clock See the 8021 description, .8, for a com- plete explanation Expanded 1/0 High Current OutputsTest and Interrupt Inputs 1-3 VAC Ill Analog to Digital Converter 19 CPU Expanded Page Summary Expansion of Program Memory Expanded MCS-48 System Interrupt Routines ROM AI? LatchLatch Expansion of Data Memory IOW Expansion of Input/Output EXPAND!!D MCS-48 System II AA Read OO-Port #4 Write Port #5 10 or Port #6 Port #7 Keyboard RD Display Expanded MCS-48 System Expansion Examples See Also Chapter Multi-Chip MCS-48 Systems Memory Bank Switching =====ll 8~~5 BUS Port Operations Control Signal SummaryPort Characteristics Port 2 Operations 000 Page Page Instruction SET Instruction SET Subroutines Instruction SET Instruction SET Summary 8021 Instruction SET Summary RET DBF Symbols and Abbreviations UsedPSW Addc A,R r Add Carry and Register Contents to Accumulator ADD A,R r Add Register Contents to AccumulatorADD A,@R r Add Data Memory Contents to Accumulator ADD A,#data Add Immediate Data to Accumulator ANL A,R r Logical and Accumulator With Register Mask Addc A,#data Add Carry and Immediate Data to AccumulatorANL A,@R r Logical and Accumulator With Memory Mask ANL A,#data Logical and Accumulator With Immediate Mask ANL A,#3+X/Y Andacc Contents with Value of EXP 3+X/YAnld Pp,A Logical and Port 4-7 With Accumulator Mask MOV RO,#50 Move 50DEC to Address Andport 4 ContentsWith ACC Bits INC RO Increment REG RET Return to Main Program 11010 Flag 1 is cleared to zero F1-0 10010101111 Contents of the accumulator are cleared to zeroCpla CPL Aacc Contents are COMPLE- Mented to 11 00 0 Flag 0 is cleared to zero ADD SIX to Bits DA Aacc Adjusted to 00000001 with C SETAC 7 4 3 0 o 1 0 ADD SIX to Bits 010100001 Overflow to C Example Decrement contents of external data memory location DEC Rr Decrement Register Not in 8021 Ento ClK Enable Clock Output Not in 8021,8022 EN I Enable External InterruptEN Tcnti Enable Timer/Counter Interrupt Not A,Pp Input Port or Data to Accumulator INC Rr Increment Register INC a Increment AccumulatorINC @R r Increment Data Memory Location JBb address Jump If Accumulator Bit is Set Not in 8021 IputoPort 0 Data to Accumulator 8021, 8022 OnlyINS A,BUS Strobed Iput of BUS Data to Accumulator JC address Jump If Carry Is Set Jmpp @A Indirect Jump Within JF1 address Jump If Flag 1 Is Set Not in 8021JMP address Direct Jump Within 2K Block JNC address Jump If Carry Is Not Set JNT1 address Jump If Test 1 Is Low JNI address Jump If Interrupt Input is Low Not in 8021Jnto address Jump If Test 0 Is Low Not JNZ address Jump If Accumulator Is Not Zero Jump to Location 53 DEC Jump to TimerroutineIFTF=1 Jump to Countroutine MaV A,@R r Move Data Memory Contents to Accumulator MaV A,PSW Move PSW Contents to Accumulator Not in 8021MaV A,R r Move Register Contents to Accumulator Mev A, #data Move Immediate Data to Accumulator Mev A,T Move Timer/Counter Contents to Accumulator MaV @Rr,A Move Accumulator Contents to Data Memory Movo Pp,A Move Accumulator Data to Port Movo A,Pp Move Port 4-7 Data to AccumulatorMovp A,@A Move Current Page Data to Accumulator Not in 8021 Maxdm Movx A,@R1 Move Contents of LocationMOVP3 A,@A Move Page 3 Data to Accumulator Not in 8021,8022 Current page are Moved to ACC ORL A,@Rr Logical or Accumulator With Memory Mask NOP The NOP InstructionORL A,Rr Logical or Accumulator With Register Mask ORL A,#data Logical OFJ Accumulator With Immediate Mask 8021 Outl Pp,A Output Accumulator Data to Port 1 or Retr Return With PSW Restore Not in 8021 Rrtc RRC a Carry is SET and ACC Rrnc RR Anew ACC Contents areExample Assume carry is not set and accumulator contains Contains Jump to Location SEL MBO Select Memory BankJMP $+20 48 HEX Jump to Routine Intif ACe Stop Tcnt Stop Timer/Event-Counter10110101011 BIT 3 is SET REG 7=8 Strt CNT Start Event Counter Strt T Start TimerSwap a Swap Nibbles Within Accumulator XCH A,@R r Exchange Accumulator and Data Memory Contents XCH A,R r Exchange Accumulator-Register ContentsXchd A,@R r Exchange Accumulator and Data Memory 4-Bit Data XRL A,@Rr Logical XOR Accumulator With Memory Mask XRL A,@R1 Xoracc Contents with Mask LocationXRL A,Rr Logical XOR Accumulator With Register Mask XRL A,#data Logical XOR Accumulator With Immediate Mask Appli~ation Examples Page Introduction Crystal Oscillator ModeLC Oscillator Mode Driving from External Source Reset Application Examples ~~J Rvv-i T1 Multiple Interrupt Sources Tf ~r Ii6 Tt-2 A7 Serves as address latch17&A3 Xtali ROM =!-39TO Both 1/0 and RAM are addressed as data memory Reset This configuration is explained in sectionF1L Expander ~fd...L Pinnumbers are Different for ~1~ DB6 r Adding 8 Input Lines Application Examples ·15 Adding Output for KEYBOARD/DISPLAY Scanning JfL RT T T T T Application Examples Emulator Circuit DESCRIPTION-6 MHZ Substitute a Interface to Drum Printer RAM TimerII Keyboard Display Microwave Oven Controller Double Load Double ADDDouble Subtract Double Store Double Right Logical Shift Application Examples Double ExchangeDouble Left Logical Shift Double Right Arithmetic Shift Application Examples Binary Multiply Interrupt Handling CPL Subtract Second from First INC Application Examples Byte Processing SystemR1,A 2sCOMPLEMENT and ADD 8 MULTIPLY-ASSEMBLED by MCS-48 Macro Assembler See AP-49 IIn ·1 APP\,JCATION Examples 16 x 8 DIVIDE-ASSEMBLED by MCS-48 Macro ASS.E.MBLERSEE AP-49 16 x 8 DIVIDE-ASSEMBLED by MCS-48 Macro Assembler see AP-49 Page MCS-4STMComponent Page Hmos Single Component 8-BIT Microcomputer IIH!T Signal occurs once during Used to enable data ontoAddress latch enable. This Program store enable. This S04SH/S04SH-1 /S035HL-1/S035H L-1 Inter 8048H/8048H-1/8035HL/8035HL.1 Absolute Maximum RATINGS· Port 2 Timing BUS Timing AS a Function of TCY Read From External Data Memory S04SH/S04SH-1/S035HL/S035HL-1Waveforms 8035HL 8048H/8048H·1/8035HL/8035HL·1 J3 Xtal Z PIN Configuration Logic Symbol Block Diagram Rll PIN Configuration Logic Symbol Block Diagram 8048/8035L/8748/8748-6/8748-8/8035/8035-8 PIN Description AFN-Q1354A-03 VOL =2.0 mA All Except XTAL1, XTAL2, ResetInput High Voltage X1, X2, RESEi Output Low Voltage 10L = 1.8 mA ===i---h·1 Characteristics Port 2 Timing Driving from External Source Crystal Oscillator ModeLC Oscillator Mode PROGRAMMING, VERIFYING, and Erasing the 8748 Eprom TA = 2SOC ± SoC, Vee =SV ± S%, Voo = 2SV ± Verify .I.~---PROGRAM Waveforms for ProgrammingPROMPT-48 Microcomputer Design Aid, or Intel Corporation 108048/8748/8035L 108048/8748/8035L Absolute Maximum RATINGS· Operating CharacteristicsIDS0481S7481S035L BUSP1, P2BUS, P1, P2 TOR Data Hold TAW Address Setup to WR260 TAD Address Setup to Data PSEN, RD to Data TpL Port 2 I/O Data Setup CharacteristicsTop Port Control Setup Before Failing Edge of Prog TA= -40·Cto +85·C, Vcc=5V ±10%, Vss=OV +-----t XTALl Crystal Oscillator Mode Driving from External SourceReset Prog TA =25C ± 5C, Vee =5V ± 5%, Vee =25V ± TA = 25C ± 5C, Vee = 5V ± 5%, Vee = 25V ± Waveforms for Programming PROMPT-48 Microcomputer Design Aid. or Inter Voo Lcoscillator ModeProgramming Verification Voo Program Voltage High Level 24.0 2S.0 IPHUnit Test Conditions EA Program or Verify Voltage High Level 21.5 24.5 8748 EA 5 M8048/M8748/M8035L M8048/M8748/M8035L Pin # Prog Tpo Output Data Hold Time Tpp Prog Pulae Width Tcp Port Control Setup Before FallingTpL Port 2 1/0 Data Setup TLP Port 2 1/0 Data Hold 120 Characteristics ALE JI ~----r---I L AN D Operati NG Characteristics BUS, P1, P2 Inter 80411803118031 8049/8039 Operating Characteristics Symbol Parameter Min Max Unit ALE JIL --------..1.--1----L 18049/8039 Mask Programmable ROM External ROM or Eprom MHz Operation INr IntJ18049/8039 Til VOL2 VIH1BUS, RD, WR, PSEN, ALE BUS, RD, WR, PSEN, ALE VOH1 TAFC--1 I~OATING-I t=t or Waveforms TA = -400C to +850 C, Vee = Voo = +5V ±10%, Vss = OV Output Data Setup Time 230Port 2 1/0 Data Setup 300 Unit Conditions Note Crystal Oscillator Mode LC Oscillator Mode XT AL1 PIN Configuration Logic Symbol Block Diagram 8021 VIH10% Input high voltage all except Xtal 1 OC to 70CV1Hl Input High Voltage Xtal 1 & 2, T1 T1, RESEl ALE XTAL2 8022 VTH Reset AvssProg POO-P07 Varef ANO,AN1 ALE Xtal 8022 Fzx IpAL---ooj·1 Port 2 Timing AID Converter Characteristics Analog Input Timing Mnemonic for in-page Operation Analog Input 0, Analog Input TimerCNT Inter PIN Description GND Absolute Maximum Ratings ~~x 125 P20-P23 -- .....--X..... ...Jr 108243 14P52 18243 GND 18243 Tes # pins= 60 mA-+- 8 mA/pin = 7.5= 1 2 3 4 5 6 7 8 9 10 11 12 Output Expander Timing 16,384·8IT ROM with CE2 ResetCE1 Ready III Symbol Parameter MIN MAX8355/8355-2 ILO +- Al ~ Cl ~ Output Mode Input Mode8355/8355·2 PIN Configuration Block Diagram Directly Compatible with SOS5A CPU 8755AFUNCTIONAL PIN Definition 8755APROG/CE1 UPPI41 SA Programming Module Cross Reference Module Name USE withUPP UPP UP2121 Comment Symbol Parameter MIN MAX VIL8755A Ready Hold Time Clock Specification for 8755A Prom Read, 1/0 Read and Write Timing Wait State Timing Ready =0 ITA =OC to 70C Vee =5V ± 5% Vss =OV Specification ProgrammingVoo Programming Voltage during Write To Eprom Program Mode Timing Diagram 8155-2 Enable8085A 8085A-2 8156-2 8155/8156/8155-2/8156-2 Timer OUT8155/8156 PIN Functions Description 8156 Internal Registers Programming Command Register Reading the Status Register BFLowLow INTRLowHigh Control Input Mode Output ModeINPUT/OUTPUT Section STB 8155/8156/8155-2/8156-2 Pca Timer Section Example Program Interval Timer Interrupt Levels 8085A Minimum System ConfigurationWR AD ALE Symbol Parameter MIN MAX Units Test Conditions VIL Symbol Parameter MIN MAX Units Read Cycle Write Cycle 8155/8156/8155-2/8156-2 WI\ J / j Basic Input Mode Basic Output Mode PIN Configuration Block Diagram PIN Names Operational Description Truth Table for Power Down and Function Enable8185/8185-2 Truth Table for Control and Data BUS PIN Status Absolute Maximum Ratings Comment 8185/8185-2 Page Page SINGLE-COMPONENT 8-BIT Microcomputer MACRO-VIEW of the 8051 Architecture 0INTRODUCTION8051 Family 8051 CPU Architecture 1Interrupt System ON-CHIP Peripheral Functions21/0 Facilities 8031/8051/8751 3Timer/Event Counters 8031/8051/8751 8031/8051/8751 4Serial Communications ~=- J~~====~ ~DATA 8031/8051/8751 Circuit ground potential XTAL2 PsenXTAL1 Family Development System and Software Support Workshop Symbol Parameter Min Typ Max UnitsUniversal Prom Programmer Personality Card UPP-851 Insite Library 12MHz Clock Data Memory Write Cycle Inter8031/8051/8751 8051 Instruction SET Summary Inter All mnemonics copyrlghted@ Intel CorporationPage Compatible MCS-48 Components PIN Configuration 1024 X 4 BIT Static RAM 2114A Family Address -..II-------------i--l Symbol ParameterUnit Typical D.C. and .A.C. Characteristics Normauzed Access Time VS Supply Voltage 2316E 16K 2K 8 ROM 2316E Data ----=HIGHZ~--~~~~~~~~~~-OU-T~TV-ALIO~~~JlJJI PIN Configuration PIN Connection During Read or Program Family BB Power Supply 5V±5% 5Vt.5% -5V±5% -5V±10%Operating Characteristics Nco and A.C.OPERATING Conditions During Read Input Capacitance Address to Output Delay2708·1 limits 2708·6Limits Units VIN = OV Family Waveforms PIN Configuration Mode Selection PIN Names Programming CE = VIH. OE = VIL 2716 Cout 2716 Typical 16K Eprom System 2716 Device Operation Two Line Control Approved8086·2 MPU .. .Zero Wait State Industry Standard Pinout . .. Jedec 8205 Ei==~ fEH2·E3 Applications A13 --..,-H+-q E8205 Eii-+-IH-+t-t r State Decoder Circuit TA = O·Cto + 75·C, Vee = 5V ± 5% Typical Characteristics\.. ~ ~ MIN MAX Conditions of Test Test Load Switching CharacteristicsCharactristics Test Waveforms GD ~s ------- + H PIN Configuration Logic DiagramIT os DB ---------- -- +i +-+1 Functional DescriptionIl D IE D Gated Buffer Basic Schematic SymbolsII. Gated Butter 3-State DS2 , ------,----.J 8212 Here the 8212 is used as the status latch for an 8080A VI. Output Port With Hand-Shaking ~DI, Stbdo LOW Order AD2Bossa AD4 AD5 AD6 AD7 CLR Input Load Current, ACK, OS2, CR VF = A5V 8212Output Currents 100mA IOL = 15mA Ffi Ili 052. CK. ACK. DI1-Dls Input Capacitance 5pF Switching CharacteristicsTyp. Max CIN 051 MD Input Capacitance 9pF 12pF DOs Output Capacitance 8pF TCI II,D SGS 821413214 Icex 8214/3214 Capacitances Inte Test Conditions Test Load Circuit ·BITPARALLEL Bidirectional BUS Driver 001 Bidirectional Driver Control aatlng OlEN, CS Waveforms Characteristics OUT O---T IFI IF2 IRI IR2 VIL VIH Voli VOL2 821618226 Applications of the 8216/8226 010 8282/8283Octal Latch VCC PIN Definitions Operational Description PinD.scrlptlon Tshov VOL VOHTivov Tehoz JJ\~ J/~~ 8282/8283 Intel Vee Ao-A7 Bo- B7 Characteristics for 8286/8287 Output Delay vs. Capacitance Jk~ Output Page Page Synchronous and Asynchronous Operation Synchronous 5·8 Bit Characters Features and Enhancements Capacitance pF CapacitanceIofl Bus Parameters !Note Input Waveforms for AC Tests MIN MAX Unit Programmable Interval Timer General VIIi -.,--.,q System Interface Control Word Register Programming Operational DescriptionGeneral Control Word Format 825318253·5 Mode 2 Rate Generator =41 I---t--n --+ LSB 8253/8253-5MSB Read Operations Read Operation ChartMode Register for Latching Count Reading While Counting Oe to 700 e Re.dCycle Bus Parameters NoteInput Waveforms for A.C. Tests Write Timing 825318253·5 Clock and Gate Timing PIN Configuration 8255A Block Diagram Programmable Peripheral Interface 8255A Basic Operation 8255A18255A·58255A Functional Description Face peripheral devices or structures Group a and Group B Controls PIN Configuration PIN Names8255A18255A·5 Ports A, B, and C Single Bit Set/Reset Feature Mode Selection8255A Operational Description Operating Modes Interrupt Control Functions Mode 0 Port Definition Mode 0 Configurations 8255AJ8255A·5 PA7·pAo II I I I, I0 I0 I0 IBF Input Buffer Full F/F Input Control Signal DefinitionTPH Intr Interrupt Request Intea Output Control Signal Definition10 I ·IOMXlXl Inte B Output Operations Combinations of ModeBidirectional Bus 1/0 Control Signal Definition Input Operations 8255.Al8255A·5 LtAOi ErXtJ I 0\ \, I, erXtJ I0\ 30AFN-00744A-14 Mode Definition SummaryOnly Applications of the 8255A Printer Interface PC, r MSB Capacitance Read MIN. MAX Unit CIR TwB TRIT LtR1Bj SIB-Ii Programmable Interrupt Controller SP/EN Interrupts in Microcomputer Systems 8259A8259A Basic Functional Description Interrupt Mask Register IMR Interrupt Request Register IRR and IN·SERVICE Register ISRPriority Resolver INT Interrupt Cascade BUFFER/COMPARATOR 8259A8259A Interface to Standard System Bus Interrupt Sequence ~O ~ ~ General Disable FunctionProgramming the 8259A Input Operation Read Initialization Command Words 1 and 2 ICW1,ICW2 Initialization Command Word 3 ICW3 0 I 0 I 0 I 0 I 0 lID, liD, lIDo 8259A Operation Control Word 2 OCW2 Operation Control Words Ocwi Operation Command Words OCWsOperation Control Word 1 OCW1 Ocwa OJNTl Operation Command Word FormatR,-r-- I-i-Ioo r,-r,-r Fully Nested Mode Special Mask ModeBuffered Mode Special Fully Nested Mode Rotating Priority Mode B Rotation by Software Word enabled onto the data bus during m5 isAutomatic END of Interrupt Aeoi Mode Wol This mode is programmed using bit 3 in ICW1 Priority Cell Simplified Logic DiagramLevel Triggered Mode OH-++-+ 8272 Registers CPU Interface Features8272 Description 8272 Polling Feature Reset to the Interrupt signal IntJ Command SET Command Descriptions Read Data Write Data Transfer Capacity EN End of Cylinder Flag No No Data Flag Read a Track Write Deleted DataRead Deleted Data Readid Scan Commands Specify RecalibrateSense Interrupt Status Sense Drive Status Status Registers BIT Name Symbol Description Usa CINI» DC CharacteristicsVIL CLK & WR CLK VIH VIN=OV ICY ~-----~---V Sel-I Timing Measurement Conditions LI3 Block Oiagram 8273, 8273·4, 8273·8 Brief Description of HDLC/SDLC Protocols 32XCLi Flag DET Programmable KEYBOARD/DISPLAY Interface RAM Hardware Description 827918279-5Principles of Operation 827918279·5 Software Operation Data Read End Interrupt/Error Mode SetStatus Word Data Write Interface Considerations Scanned Keyboard Mode, 2·Key Lockout ===~ General Block Diagram Applications VIL2 Symbol Test TYP MAXIIL1 Input Waveforms for A.C. Tests BUS Parameters 8279 Scan Timing Scan Waveforms Display Waveforms Gpib TALKER/LISTENER 8291 General Purpose Interface BUS Gpib System Diagram8291 General Description Acrs AcdsPacs Ppas Remote Messages Received ATN SH,AH,T,TE,L,LE,PP,C DAB SH,AH,T,TE,L,LE,SR,RL,PP,CAH,C DAC DAV Remote Messages Sent ATN DABDAC END All Write Registers DontCare SPAS---SPAS Spasc Llcno LLO Lloc Interrupt Registers Menting this feature, with 80 and Bi enabied from ITO ILO I 0 I 0 I 0 I 0 Admi Aomoi Provided for Command Pass Through RegisterSection on Parallel Poll Protocol Auxiliary Mode Register Auxiliary Commands Auxiliary Register a Internal Counter2NF Auxiliary Register B Reset Procedure Parallel Poll Protocol 8291 Using DMA 8291 to 8291A Software Compatibility Ilol Device Electrical CharacteristicsVOH-INT Iloh TwA~ Timing Waveforms Gpib Timingsii Modified State Diagrams Figure A.1 State Diagrams next 101 Response to ATN 200ns Interface Message Accept Time t Settling Time for Multiline Messages 21stTE,L,LE,C,CE Figure C-l -Wire Handshake Timing at Appendix C Figure C.2. Handshake Flowchart IIIL---,--11 ,--I 105 Gpib Controller 106 Ai1W Gpib Transceiver BUS9 EOIBUS1 OATA1 Gpib Mode 0 PIN Description=OV NDAC* I/O TIL NrfoIeee Gpib Mode 2 PIN Description Mode 1 PIN DescriptionNdac Nrfd Ieee Mode 3 PIN Description R1L LIEN TiR1 Absolute Maximum Ratings Operating Characteristics8293 Capacitance TYP.· MAX CharacteristicsTA = O·Cto 70·C Vee= 5.0V ± 10% GND = OV ·118 Output Loading Test Circuits 8293 Waveforms 8294 8295 ·122 ====J 123 UPI·41A Features Enhancements Mnemonic Description Bytes Cycles Signal DescriptionData Moves 8041 Al8641 Al8741 a VIU IU1 Read OPERATION-DATA BUS Buffer Register Input and Output Waveforms for A.C. TestsTypical 8041/8741A Current Write OPERATION-DATA BUS Buffer Register CHARACTERISTICS-DMA CHARACTERISTICS-PORTWAVEFORMS-DMA PROGRAMMING, VERIFYING, and Erasing the 8741A Eprom VOO Specification for Programming Timing Specification for ProgrammingVdol Program 8041Al8641 Al8741A Support Products Page Microcomputer Development System Credit MODEL225 Functional Description 10-2 Peripheral Interface InterMODEL225 System ComponentsIntegral CRT Control Specifications 9800556 Notavailable on bus110V, 60 Hz 5.9 Amp 220V, 50 Hz 3.0 Amp 9800292Page Intellec Prompt MCS·48 Microcomputer Design AID Intellec Prompt Features Single Component Compu.ter Prompt 48 Commands and Functions Intellec Prompt Intellec Prompt Functional Description MCS-48 Processors Prompt system Is running a user program User Interrupt causes an Interrupt only IfCycle Time tCY = 2.5,..s Clock 6 MHz ± 0.1% Ordering Information MCS·48 IN·CIRCUIT Emulator ~ L · ICE·49 Memory Mapping GO from .START Till XDATA. Rslt Written ICE·49 ISIS·II EM1 Emulation Board EM1 Ordering Information EM1 SpecificationsDC Power Vcc5V ±5% Icc 300 mA max MDS·EM1 EM2 Emulation Board ANO 40·PIN Socket Configuration EM2 Block DiagramEM2 AN1 UPP-1P3 EM2MDS-EM2 Canadian Sales Offices September Canadian Distributors TAvnet Electronics McCormick Avenue Costa Mesa IntJ Bowers Avenue International Sales and Marketing Offices International DISTRIBUTORS/REPRESENTATIVES International Sales and Marketing Offices INTEL$ Marketing Offices Canadian Service Offices