8273, 8273-4, 8273·8

PROGRAMMABLE HOLC/SOLC PROTOCOL

CONTROLLER

CCITT X.25 Compatible

HDLC/SDLC Compatible

Full Duplex, Half Duplex, or Loop SDLC Operation

Up to 64K Baud Synchronous Transfers

Automatic FCS (CRC) Generation and Checking

Up to 9.6K Baud with On·Board Phase Locked Loop

Programmable NRZI Encode/ Decode

Two User Programmable Modem Control Ports

Digital Phase Locked Loop Clock Recovery

Minimum CPU Overhead

Fully Compatible with 8048/8080/8085/ 8088/8086 CPUs

Single +5V Supply

The Intel@ 8273 Programmable HOLC/SOLC Protocol Controller is a dedicated device designed to support the ISO/ CCITT'sHOLC and IBM'sSOLC communication line protocols. It is fully compatible with Intel'snew high performance microcomputer systems such as the MCS-88/86™. A frame level command set is achieved by a unique microprogrammed dual processor chip architecture. The processing capability supported by the 8273 relieves the system CPU of the low level real-time tasks normally associated with controllers.

PIN CONFIGURATION

flAG DET

Vee

Tx tNT

1'1!;

eLK

l'I3

RESET

l'I3

TxOACK

PT,

TxDRQ

;m

RxDACK

PA,

RxDRQ

PA,

R5

'A2

WR

CIl

R;I( tNT

eTS

DB.

T,D

DB'

'fie

DB'

RiC

 

DB3

R,D

DB.

ffiC[K

DB'

cs

DBS

CPU

DB7

A,

GND

Ao

PIN NAMES

DBO-DB7

DATA BUS fS BITS)

CS

CHIP SELECT

~ FLAG DETECT

Him

32 TIMES CLOCK

TxtNT

TRANSMITTER INTERRUPT

Alt 0

RECEIVER DATA

elK

CLOCK INPUT

Ax C

RECEIVER CLOCK

RESET

RESET

r" C

TRANSMITTER CLOCK

'fi"'OAfR

TRANSMITTER DMA ACKNOWLEDGE

Tx 0

TRANSMITTER OATA

TxORO

TRANSMITTER DMA REQUeST

rn

CLEAR TO SEND

1m

READ INPUT

co

CARRIER DETECT

""

WRITE INPUT

~:2-::4

GP INPUT PORTS

Ri"'5ACR'

RECEIVER DMA ACKNOWLEDGE

m- 4

~~g~::~~6~:~~

Ax ORO

RECEIVER DMA REQUEST

Ax INT

RECEIVER INTERRUPT

Vee

+5 VOL T SUPPLY

AD-A1

COMMAND REGISTER SELECT ADDRESS

GND

GROUND

lSISLL

DIGITAL PHASE LOCKED LOOP

 

 

BLOCK OIAGRAM

080- 7

TxDRQ

TxDACK

RxDACK

TxlNT

RxlNT

WR

Ao

A,

RESET

cs

CPU INTERFACE

T,D

r;c

DPLL

32XCiJ(

RTs

PB'_4

ffi

Co

PA2_ 4

R,D

R;C

f'lAGDET

MODEM INTERFACE

9-67

Page 382
Image 382
Intel mcs-48 manual LI3, Block Oiagram